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Summary
The transistors in integrated circuits have increased in speed and reduced in cost and
power consumption because of reduced transistor size in successive technology
generations. However, it is not possible to reduce the voltage to the same scaling
factors so the electric fields have increased. At elevated field, carriers can be easily
injected into the oxide and lead to a gradual degradation of the oxide. Generated
defects can trap some of the injected carriers and change the electrical behavior of
the MOSFET. Eventually a sudden breakdown occurs as the generation sums up to a
critical amount.
Generation of acceptor-like electron traps in gate oxide is an important source for the
instability of MOS transistors. Agreements have not been reached on the dominant
damaging species. When injected electrons were orders of magnitude higher than
injected holes, it was proposed that hydrogen release and its subsequent
transportation through the oxide dominated the generation. It was also reported that
holes were more efficient in creating electron traps than electrons. However, the
physical process for the hole-induced generation is not clear. The release and
subsequent transportation of hydrogenous species for hole-induced electron trap
generation is investigated in Chapter 3. Effects of hydrogenous species released near
the two interfaces and in the bulk of oxides are examined. It is found that the release
and subsequent transportation of hydrogenous species are not important for the hole-
induced generation. Results support that holes can interact directly with the oxide to
generate electron traps without going through hydrogen as intermediate species.
Furthermore, the capture cross sections of generated acceptor-like electron trap are
not unambiguously determined and there are confusions on how many capture cross
sections genuinely existing. The dependence of trap density for a given capture cross
section on stress level is not clear, either. To fill to knowledge gap, the electron
trapping kinetics is investigated in Chapter 4. There are a number of obstacles for
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such an investigation, including the simultaneous occurrence of trapping and trap
generation, stability of trapping, and effects of positive charges. Through careful
selection of experimental conditions and testing samples, we have been able to
overcome them. In particular, recent work at this university in this area has allowed
us to develop a new method for correcting the effect of positive charges. After
removing all uncertainties, a capture cross section as large as 10-13 ..... 10-14 cm2 is
found for the generated acceptor-like trap. It is shown that electron trapping follows
the first order model and there is also a smaller capture cross section in the region of
10-15 ..... 10-16 cm2• For the first time, it is shown that the density of the larger trap
increases with stress, but the density of the smaller trap clearly saturates.
As the nitrogen concentration in silicon oxynitrides (SiaN) increases, the negative
bias temperature instability (NBTI) becomes a limiting factor for device lifetime.
Despite recent efforts, there are confusion and issues remaining unsolved. One of
them is how important positive charge formation in SiaN is for NBTI and whether
all positive charges are the same type. Positive charges formed in SiaN. during
negative bias temperature stresses (NBTS) is investigated in Chapter 5. It is shown
that NBTS can induce three different types of positive charges: as-grown hole
trapping, anti-neutralization positive charges (ANPC) and cyclic positive charges.
Efforts have been made to search for the features of NBTI, which cannot be
explained without involving positive charges. It is unambiguously identified that the
impact of measurement temperature on NBTI originates from only one types of
defect: ANPC. By using 'On-The-Fly' measurement technique, the positive charge
density observed in a 2.7 nm SiaN can reach the up half of 1012 cm", which is
comparable with the positive charges reported for relatively thick Si02 (> 5 nm). The
relative importance of positive charge formation depends on measurement
interruption time. The shorter the interruption, the more important positive charges
become for NBTI.
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1 A Review of the Degradation of GateDielectrics in MOSFETs
1.1. Introduction
The advance in MOS devices has improved the quality of our life significantly in the
last three decades or so. The success of MOS devices heavily relies on the excellent
insulating properties of gate silicon dioxides and their near perfect interface with
silicon. The gate silicon dioxide is a amorphous insulator with a high bandgap of
about 9 eV and high energy barriers against electron and hole injection from silicon
[1]. It can be easily grown on Si with low defect density. The excellent scaling and
process integration of gate silicon dioxides are mainly due to the stability and
insensitivity of the insulator to process steps following the oxidation.
In a continuous drive to increase integrated circuit performance through shrinkage of
the circuit elements, the dimensions of MOSFETs have been scaled down following
a trend known as Moores's law [2-4]. Moores's Law describes the exponential
growth of chip complexity due to decreasing minimum feature size, accompanied by
concurrent improvements in circuit speed, memory capacity, and cost per bit. To
maintain the gate control and reduce the short channel effects, the gate Si02 has been
decreased in thickness from hundred of nanometers (nm) 40 years ago to less than 2
nm today, as shown in Figure 1.
Gate silicon dioxides are not perfect and suffer from reliability problems. A very
narrow region of transition occurs from the mono-crystalline silicon substrate to the
amorphous silicon dioxide layer, which contains a high density of non-saturated
bonds, strained bonds and broken bonds [5,6]. These imperfections or defects
introduce localized energy levels in the silicon forbidden gap at the Si02/Si interface.
Defects are also present in the oxide bulks. The density of these defects is a function
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of processing conditions, such as the growth temperature/pressure and the chemical
interaction of these so-called "intrinsic" defects with chemical impurities, such as H
and Cl, introduced during IC processing [5]. As the oxide scaling down, its intrinsic
reliability limits are approached and might become a major showstopper for future
technology.
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Figure 1. Trend in MOSFET scaling. The channel length and the oxide
thickness have been reduced by two orders of magnitude since early
seventies.
During device.operation, the thin gate oxide is subjected to a high electrical field. As
the CMOS technology progresses, Figure 2 shows that this field has gradually
increased. Even the lowering of operation voltage for recent CMOS generations has
not stopped this trend. Values as high as 6 MY/cm are reached in the current
generation of CMOS technology. At this field, carriers can be easily injected into the
oxide and lead to a gradual degradation of the oxide. Generated defects can trap
some of the injected carriers and change the electrical behavior of the MOSFET.
Eventually a sudden breakdown occurs as the generation sums up to a critical
amount.
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Figure 2. Oxide electric field as a function of time for CMOS circuits.
Oxide field have increased from below 1MV/cm in the early seventies to 6
MY/cm today.
According to their spatial location, generated traps are classified as either bulk oxide
traps or interface traps. Interface traps are located at or very near the SilSi02
interface and are able to exchange charges with the silicon bands on time scales
ranging from picoseconds to hours [6]. They are distributed in energy throughout the
silicon band gap. Their charge states are determined by the interface Fermi-level.
Bulk oxide traps are located farther away from the SilSi02 interface and are much
more difficult to exchange charges directly with the silicon. Bulk defects include
both electron traps and hole traps, which can be either neutral or charged [5].
Generated defects can affect device operation in three ways. First, they can capture
electrons or holes and build up space charges, which shift parameters, such as
threshold voltage and transconductance [7,8]. Second, electron traps can assist
electron tunneling through the dielectric [9,10]. This stress induced leakage current
(SILe) can considerably reduce the non-volatile memory retention time. Third, the
build-up of electron traps triggers the dielectric breakdown [11,12]. This time-
dependent dielectric breakdown (TDDB) and SILC and their relation to the
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preceding trap generation have been numerously studied over the past three decades.
But even today, a complete understanding has not yet been achieved. The knowledge
of the trap generation mechanism and trapping-detrapping characteristics is the key
issue for understanding TDDB and SILeo
In this chapter, the important concepts related to the degradation of gate oxides will
be reviewed. These include the sources of instabilities, charge carrier injection,
interface states generation, electron trap generation, trappingldetrapping, and
positive charge generation.
1.2. Sources of instabilities and charge carrier injection
1.2.1. Irradiation
The generation of defects in the oxide and at the interface of MOSFETs under
irradiation has been widely reported [14-21]. The radiation source can be vacuum
ultraviolet light, X-ray, electron beam or any other high energy sources. The
common feature of these sources is that their photon energy is large than 9 eV, the
band gap of silicon dioxides [21]. The irradiation induced degradation in MOSFETs
begins when ionising radiation is absorbed in the oxide, creating electron-hole pairs.
Depending on the kind of irradiation and the polarity of the applied field, some
fraction of these charged pairs will undergo recombination process. Electrons that
have higher mobility can be swept out of the oxide and the holes of lower mobility
will have a high probability of being trapped in the oxide. Degraded characteristics
include changes in MOSFET threshold voltage, reduced inversion layer mobility,
increased minority-carrier generation and increased low-frequency noise [20].
1.2.2. Plasma charging
Plasma-assisted processes are widely used in the manufacturing of VLSI devices.
The degradation of gate oxides in MOS devices due to plasma processing was
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reported [22-27]. During plasma processing, ions and electrons are collected by the
metal or polysilicon electrodes connected to the gate. Due to this charge collection, a
voltage appears on the electrode and causes tunnelling current to flow through the
gate oxide. This results in charge build-up, the generation of new oxide traps, and the
generation of interface states. H. C. Shin and C. M. Hu [22] suggested that the
plasma charging could be reduced by reducing the ion density or the electron
temperature. Maintaining a very uniform plasma charging current during the etching,
the proper use of protection diodes and the antenna design rule will reduce the
plasma damage to an acceptable level.
1.2.3. Fowler-Nordheim injection and substrate hot carrier injection
These are uniform injection techniques, and will be described in details in the section
2.S of Chapter 2.
1.2.4. Channel hot carrier injection
When MOSFETs operating in saturation, the electric field peaks in the vicinity of the
substrate-drain junction due to the pinch-off condition. If the lateral electric field is
sufficiently high, strong carrier heating can result in electrons with an energy high
enough to create electron-hole pairs by impact ionisation [28-31]. Those hot carriers
having energy over 3.2 eV for electrons and 4.8 eV for holes can be injected into the
oxide [29]. Hot carrier injection into the Si02 depends strongly on the biasing
conditions of the device and on the mode of operation (subthreshold, linear or
saturation). The device degradation is most severe if it is biased to maximise the
substrate current, which occurs at Vg ~ Vd /2 [28]. For Vg > Vd /2, electron injection
is dominant. However, when Vg is close to the threshold voltage (Vg ~ V,), hole
injection dominates [30]. In addition to the degradation of transistor performance,
electron trapping and related damages also cause significant reliability problems for
EPROM devices, such as the "program window closure" effect [31].
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1.2.5. Avalanche injection
In avalanche injection [21,32-34], the MOS capacitor is operated in the deep
depletion condition, as shown by the energy band diagram in Figure 3. Charge
carriers are accelerated rapidly by the applied electric fields. When the gate voltage
is high enough to produce avalanche breakdown in the silicon, carriers generated in
the depletion layer will be accelerated to sufficient energy for impact ionisation to
occur. This creates plasma of energetic hole-electron pairs near the interface. Some
of the electrons or holes created will have enough energy to surmount the interfacial
energy barrier and enter the Si02• The energy barrier for electron injection is 3.2 eV,
whereas it is 4.8 eV for hole injection. As a result, electrons have a higher injection
probability. Avalanche is a uniform injection technique and is used in MOS
capacitors.
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Figure 3. Energy band diagram shows a MOS capacitor operated in the
deep depletion condition during avalanche injection.
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1.3. Electron traps in the oxide
1.3_1. Electron trap generation
Electron trapping in silicon dioxides has been investigated for the last three decades
or so. Early work [35-38] was focused on impurity-related traps. There are three
classes of impurities: sodium, implants and hydrogen/water. Sodium introduces both
deep and shallow level of electron traps in the oxide [36,39]. For modem
semiconductor industry, the use of ultra-clean technology reduces the sodium
contamination to a negligible level. The most commonly used implants are Arsenic
(As), Phosphorus (P) and Boron (B). Boron does not introduce traps into the oxide,
but both As and P do [36,37]. The trap density was reported to be 0.7-1 times of the
ion density in the oxide [37]. With careful control of the implantation, these traps are
generally not important for modem CMOS processes.
It is most difficult to eliminate hydrogen/water from the device and it is generally
believed that it still plays a crucial role in modem device instability. Nicollian et al.
[35] showed that diffusion of H20 into the oxide created a trap with a capture cross
section (0') in the order of 10-17 cm2• When Aluminum is used as the gate, hydrogen
also introduces a trap of 0' = 10-18 cm2 [38]. For a poly-si-gated device used in
industry, however, these relatively large traps were absent. The electron trap in the
gate oxide of a modem MOSFET has a capture cross-section in the order of 10-19
cm2 or less [40,41].
Since all the 'well-known' electron traps mentioned above are not important in a
modem device, previous work on them is of limited use. For a poly-si-gated device,
most of electron traps are generated under high field stress. It is these generated traps
that cause leakage and trigger breakdown [11-13]. Despite the past efforts, our
understanding of the electron traps is still poor. For example, the microstructure of
generated electron traps has not been unambiguously identified and agreement on
damaging species has not been reached [42-44].
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The researchers at IBM [40] believe that the damaging species are hydrogen-related
for thin oxides, while the researchers at Lucent Technology [44] believe that holes
are the species. For the hydrogen theory, the problem is that there is no convincing
direct evidence showing that hydrogen can create new traps in the oxide bulk,
although it is well accepted that hydrogen generates interface states at room
temperature [45]. For the hole theory, it was proposed that the recombination of
electrons and holes led to the generation [46]. It was also shown that the oxide broke
down at a constant hole fluence, Qh, under Fowler-Nordheim injection (FNI) at room
temperature [11]. However, this is not strong enough to suggest that there is a causal
relation between these two. Qh is not a constant anymore under substrate hot hole
injection [47] or at different temperatures [48]. The impact of hydrogen on hole-
induced electron trap generation will be investigated in Chapter 3.
1.3.2. Models proposed on electron trap generation
Several models have been proposed for the electron trap generation. In summary,
there are at least four trap generation models: the "hydrogen release model", the
"anode hole injection model", the "electric field energy model", and the "electron-
hole recombination model".
1.3.2.1. Hydrogen release model
The hydrogen release model has been suggested since 1980's [40,49-51], in which
the electrons tunnel through the oxide potential barrier and reach the anode with
sufficient energy to release hydrogen from the anode/oxide interface. Hydrogen is
always present in sufficient amounts because of interface annealing applied to reduce
the initial interface trap density. The released hydrogen diffuses through the oxide
and can generate electron traps. This phenomenon is thermally activated above 200K.
This model is supported by the observation that, when an oxide (without poly-Si gate)
on a silicon substrate is exposed to a remote hydrogen plasma, the interface trap
creation evolves similarly to the interface trap creation induced by a hot electron
stress [24,52]. It is also supported by the observation of hydrogen buildup in the
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dielectric after stress [53], and by the theoretical calculations and experimental
observation of the interaction of hydrogen with the oxide lattice [54-56].
1.3.2.2. Anode hole injection model
In the anode hole injection model [57], it is believed that holes injected from the
anode dominate the electron trap generation. However, the precise role of holes in
the trap generation process and the details of the microscopic mechanism of the trap
generation are still uncertain. Difficulties in studying this process arise from the
inability of many techniques to separately control the hole and the electron injection.
When the gate oxide of a nMOSFET is stressed with a positive gate voltage, with
source and drain grounded, electrons tunneling through the oxide are injected from
the transistor channel and provided from the source and drain. In this configuration,
a positive current can be measured at the substrate (charge separation technique)
[58,59]. The substrate current density has a similar oxide field dependence as the
FN-current density. The ratio between gate and substrate current depends on the
oxide field.
A well-known and widely accepted explanation for the physical origin of this
substrate current is given in refs. [57,58,60]. When the injected electrons enter the
anode (the poly-Si gate), they lose their energy by creating high energetic holes and
the holes can then be injected back into the oxide. The hole flow reaches the cathode
and is measured as a positive substrate current. Another possible explanation for the
substrate current is the creation of holes in the cathode by photons generated in the
anode [60]. In anode hole injection model, the probability for a tunneling electron to
generate an anode hole is found to be almost constant during the whole stress under a
constant-voltage-stress. This probability slightly increases under a constant-current-
stress, where the increase is very small for thin oxides. At room temperature, it has
been observed [11,58] that the hole fluence reaches a critical value at breakdown,
which remains constant in a wide range of electrical field from 8 MV/cm to 14
MY/cm.
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For lower temperature, the hole fluency at breakdown decreases with increasing
oxide field [61]. For temperatures above 300K, it increases for higher oxide field
[62]. These temperature effects indicate that the hole fluency is possibly not
controlling the breakdown. In ref. [60], it is demonstrated that with a gate bias below
7.8 V, the dominant source of the hole current is photo-excitation of valence band
electrons in the cathode by light generation in the anode. It is also shown [63] that
the injected electrons relax their energy by light emission. Recent work by IMEC [64]
shows that most of the holes in substrate current do not traverse through the gate,
which means that the substrate current could significantly overestimate the anode
hole injection.
1.3.2.3. Electric field model
Some authors have suggested that the electric field itself induces sufficient energy
directly into the oxide to cause electron trap creation (electric field energy model)
[65-69]. However, experimental results under both tunneling stress and hot electron
injection have confirmed that the breakdown of silicon dioxide is related to the
electron fluency through the dielectric and not solely due to the interaction of the
electric field with the dielectric lattice [70]. Recent studies have also shown a direct
correlation between the energy dependence of damage produced using tunneling
electron injection and that produced using hot electron injection [71-73]. This means
that electron energy could be the dominating factor, rather than the oxide field.
These results suggest that the electric field model does not correctly describe the
breakdown of ultra-thin oxides.
1.3.2.4. Electron-hole recombination model
It is well known that some injected holes can be trapped and then neutralized by
recombining with electrons. The energy released by electron-hole recombination in
the oxide could generate electron traps [74,75]. The holes are produced by either
anode hole injection or by impact ionization in the oxide layer near the anode [76].
These secondary hole generation mechanism can be observed down to hot electron
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energies of 5 eV and 9 eV respectively [76]. Once the holes are generated and/or
introduced into the oxide layer, they are mobile and can move throughout the oxide
bulk to the interfaces where some are trapped in energetically "deep" sites believed
to be caused by oxygen vacancies [77]. Conduction band electrons can continuously
recombine with these holes and generate electron traps [21,46,49,58]. This defect
generation mechanism is process dependent and appears to be related to the
hydrogen content of the oxide [21]. It reaches a steady-state value dictated by the
hole generation probability and the recombination kinetics with free electrons. It has
been suggested that defect generation by the recombination of an electron with a
trapped hole is observed only when electrons are injected into the conduction band
of the oxide [21].
1.3.3. Electron trapping kinetics
Generation of acceptor-like electron traps in gate oxides is an important source for
device instability. It has been found that electrons injected into the gate oxide have a
certain, small probability of being captured in electron traps present in the oxide bulk
[40].
Our understanding of the generated trap is sti11limited, partially because of the lack
of a well accepted trapping model. Developing a trapping model is highly desirable
for understanding the generated electron traps, since it allows us to determine their
effective physical size, namely capture cross section. It will also give us information
on how many types of electron traps are generated. Information like this will be
valuable when the origin of generated traps is explored and models for oxide
breakdown and SILC are developed [11,78].
The most well known trapping model is the first order model [35,37,79] and it has
been applied successfully for as-grown electron traps [35,37]. Although it was
proposed that this model could also be applied for generated traps [38], this verdict
has not been adopted generally. Only limited works [80] were carried out on electron
trapping kinetics for poly-si gated devices. Non-uniform electron injection was used
and consequently, uncertainty exists in the density of injected electrons [79,81].
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In the first order model, it is assumed that the traps may have multiple-capture cross
sections. The areal density of the trapped electrons, N, is described by,
M [ (-a .Jt]]N = ~ n.. 1-exp ~ (1)
where M is the number of measurable electron capture cross sections, N, is the
saturation density of traps with a capture cross section of O'i.
The minimum numbers of distinct cross sections and the corresponding trap densities
can be determined by fitting with experimental data. Using this approach, the more
cross sections are used, the better fitting will be~ Oxide defects with trapping cross
sections of approximately 10 .....100 atomic dimensions (0' :::::10-13 ..... 10-14 cm2 for
charged traps) and one atomic dimension (0' :::::10-16 ..... 10-17 cm2 for neutral traps)
have been identified by using this method, which is the reasonable dimensions for
coulombic and neutral defect sites respectively. Introduction of more different
electron trap cross sections can give better fitting with the test results. However, this
may be an artefact. For example, the generation of new traps at very large electron
injection level may be responsible for very small capture cross sections. Therefore, it
is important to find the supporting evidence for the presence of different cross
sections, so that they are physically meaningful.
In Chapter 4, the difficulties of studying the electron trapping kinetics for generated
traps will be overcome by a careful selection of experimental conditions and testing
samples. A new method is developed to compensate the offsetting effects of positive
charge formation on electron trapping kinetics. As a result, the number of capture
cross sections can be unambiguously determined. The dependence of trap density for
a given capture cross section on stress level is examined.
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1.4. Positive cbarges in tbe oxide
1.4.1. Positive charge formation
As the downscaling of gate oxides continues, trap density in the oxide bulk will
reduce, but positive charges formed near to the SiOv'Si interface become relatively
important. For gate oxides used in industry, hole trapping is the most important
process for positive charge formation.
Positive charges can be formed in silicon dioxides in a number of ways. In the early
generation of metal-oxide-semiconductor devices, both mobile and immobile sodium
ions were found in the oxide [82,83], which caused device instabilities. In a modem
MOS device, the sodium ion is eliminated by using the ultra-clean process. However,
fixed positive charges are still formed near the oxide/silicon interface during the
fabrication. It was suggested that these fixed charges were partially ionized silicon
atoms [84], although this was challenged recently [85,86]. Recent work [85-87]
shows that positive charges can be formed in the oxide by interacting with H2 at a
temperature over 500oe. The formed charges are fixed when the device has no gate
or has a metal gate [86]. However, they become mobile when the oxide is capped by
a layer of polycrystalline silicon [87]. It has been proposed that these mobile protons
can be used for non-volatile memories [87].
After fabrication, positive charges can also be introduced into the oxide during the
device operation. In an irradiative environment, it is well-known that positive charge
formation is one of the main sources for device instabilities [88]. They are also
formed under a high electrical field (e.g., > 7 MV/cm [38,50]), which is used for
programming non-volatile memories [89,90]. Even during the operation of aMOS
field-effect transistor (MOSFET) at the relatively low oxide field, formation of
positive charges was observed [90].
In addition, two different types of positive charges have been reported [91,92]. One
of them is the trapped hole, which, once neutralized, can not be recharged without
further hole injection. The other is referred to by various names, including
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anomalous positive charges [93,94], slow states [95], border traps [96], and
switching oxide traps [97]. The main difference from the trapped hole is that it can
be positively charged again under a negative gate bias without switching on the hole
injection [91,92]. Formation of anomalous positive charges is generally considered
to be a complicated issue and our understanding of it is still poor. For example, it is
not known if there is more than one type of anomalous positive charges. There is
also a lack of evidences for clarifying the relation between anomalous positive
charges and hole traps.
Previous works [98-101] at this university have shown that that generated hole traps
behave quite differently from as-grown ones, although they have similar capture
cross section in the order of 10-13 - 10-14 cm2 [31,98,102,103]. Three different types
of hole traps are identified [101,104]. One of them is as-grown, the other two are
created. Generated hole traps consist of two components: anti-neutralization positive
charges (ANPe) and cyclic positive charges (Cf'C). After neutralization, both of
them can be recharged positively under a negative gate bias, Vg < 0 (-5 MY/cm),
without hole injection. When the gate polarity is switched to positive, the Cl'C can
be neutralized at a speed similar to its charging. The neutralization of ANPe,
however, is much more difficult. Additionally, the discharging of Cl'C is insensitive
to temperature, while the discharging of ANPe is thermally accelerated. It was
proposed that the most important process for hole-trap generation is the direct
interaction of injected holes with the oxide [104].
1.4.2. Negative bias temperature instability
Negative bias temperature instability (NBTI) takes place in p-channel MOS devices
under negative gate voltage at elevated temperature. NBTI leads to a number of
adverse effects on devices, such as absolute drain current LIsab and transconductance
gm, decrease and absolute "off' current loff, and threshold voltage V
t
increase.
Typical stress temperatures lie in the 1000e - 2000e range. The increased
importance ofNBTI has motivated many investigations in this area. As early as 1967,
Deal et a1. [108,109] reported that both the interface trap density Nib and oxide
charge density Nox, increased upon negative bias stress. The rate of increase of both
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Nit and Nox were similar. Six years later, Goetzberger et al [110] reported the same
observation. Again in 1977, Jeppson and Svensson [111] confirmed the observation
that there is an equal growth of the oxide charge and the interface trap density,
independent of the BTl stress field and temperature. The close correlation between
Nit and Nox was also been confirmed by many other researches [111-115]. Another
common observation is the generation of interface trap and positive oxide charge
follow a power-law time dependence with a power factor in the range of 0.2 - 0.3
[105,111,116,117].
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Figure 4. The transition of lifetime limitation mechanisms as a function of
gate oxide thickness. When the thickness is below 3.5 nm, degradation due
to BTl becomes to limit the device lifetime [106].
As the oxide becomes thinner, NBTI is becoming increasingly important, mainly
because of two reasons. First, for each new generation of CMOS process, both
operation temperature and electrical field increases. Second, to suppress the boron
penetration and increase the dielectric constant, the nitrogen density in the gate oxide
is increasing rapidly. It is reported that nitridation enhances NBTI and positive
charge formation [105-107]. Figure 4 shows that for a gate oxide thinner than 3.5 nm,
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the NBTI replaces hot carrier induced degradation as the limiting mechanism for
device lifetime. It is therefore important to revisit the NBTI.
The most common models proposed for NBTI induced trap generation will be
presented below. The first model discusses trap creation via hydrogen interaction
dynamics. The second model proposed trap formation by the interaction of SiH with
holes at the Si/SiOz interface. The last model describes trap creation via chemical
species interaction and diffusion.
1.4.2.1. Hydrogen model
A hydrogen terminated interface trap precursor can be represented by
si, = SiR
High electric field can dissociate the silicon-hydrogen bond, leading to:
where RO is a neutral interstitial hydrogen atom or atomic hydrogen. Atomic
hydrogen is highly reactive and considered being a fast diffuser in the oxide [118].
The availability of SiR bonds for dissociation under high electric field is the rate-
limiting process for this reaction.
Recent first-principles calculations show that the positively charged hydrogen or
proton (Hl is the only stable charge state of hydrogen at the interface. It reacts
directly with the SiH to form an interface trap, according to the reaction [119]:
Si, = SiH +H+ --+ Si, = Si. +Hz.
The above reaction uses the fact that the SiH complex (or passivated dangling bond
chemical species) is polarized such that a more positive charge resides near the Si
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atom and a more negative charge resides near the hydrogen atom. Mobile W
migrates towards the negatively charged dipole region of the SiH molecule. The W
atom then reacts with the Ir to form H2 leaving behind a positively charged Si
dangling bond. In this model, H2 can later dissociate to again act as a catalyst to
disrupt additional SiH bonds. This process, in theory, can continue so long as
hydrogen is available and SiH bonds are available to react. The reaction between
hydrogenous species (W or H2) and SiH bonds is the rate-limiting process for this
reaction model.
1.4.2.2. Hole model
This model explains NBTI induced trap formation by the interaction of SiH with
"hot holes" or holes near or at the SilSi02 interface [1l3,116,120-122]. Dissociation
involving holes is given by
Si] - SiH + h+ -+ Si] = Si. +W
During NBTI stress, holes are attracted to the Si02/Si interface. This model is
consistent with the results that a positive substrate bias accelerates NBTI degradation,
reduces the device lifetime [107]. Holes induced SiH bonds dissociation is the rate-
limiting process for this reaction model.
1.4.2.3. Electrochemical model
Jeppson and Svensson were the first to propose a diffusion-reaction concept to
explain the to.2Sdependence ofNBTI degradation [111].
y Qf x to Si
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According to this model, the silicon interface contains a large number of defects (Le.
SiH bond), which are electrically inactive, but may be electrically activated during
NBTI. When the interface defect (i.e. SiH bond) is electrically activated, the
diffusing species (e.g. H) leaves the defect site and reacts with the Si02 lattice to
form an OH group bonded to an oxide atom, leaving a trivalent Si atom (Sio"1 in the
oxide and one trivalent Sis at the Si interface. The Sio+ forms the oxide charge and
the Sis forms the interface trap. It has been proposed that X and Y in the reaction are
H2 and HO,respectively. This model agrees with the observation that similar amount
of interface traps and positive charges are generated. The hydrogen reaction and
diffusion are the rate-limiting process for this reaction model.
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21 Experimental Facilities and Techniques
2.1. Introduction
In this chapter, the system and equipment used are presented. The details of the
testing samples are given. The techniques used for characterizing the degradation are
described. The techniques used for stressing the devices, including the substrate-hot-
carrier injection and Fowler-Nordheim injection, are reviewed. Parasitic effects
encountered in these techniques and the methods used to evaluate them are also
given.
New testing techniques and their associated software have been developed, including
'On-The-Fly' and subthreshold swing measurements. In this project, test system was
also developed to carry out tests at elevated temperature.
2.2. System and equipment
The equipment used includes a personal computer with an IEEE 488 port, a probe
station with micro-positioners, a pulse generator (Agilent 8110A), a parametric
measurement mainframe with 4 medium power source/monitor units (MPSMUs)
(Agilent E5270A). A schematic diagram of the system is given in Figure 1.
The system is fully controlled by a computer through an IEEE 488 port. The control
program was specifically designed for this system and was written in turbo C
language. The probe station with micro-positioners is used to connect the test device
with the measurement equipment. The pulse generator (Agilent 8110A) is used to
generate pulses required by the charge pumping measurements. The parametric
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measurement mainframe (Agilent E5270A) has 4 MPSMU, which can be used to
supply/measure the gate, drain, well and substrate voltage/current. .
A furnace with a ceramic and a quartz tube wound with resistance wire (Carbolite,
model CTF 12/100/900) is used in the annealing experiments. The maximum
temperature is 1200°C and the uniform zone length is 375 mm. Either high purity
nitrogen or forming gas (10% H2 and 90% N2) is used during the annealing. The
upstream pressure is 1.2 - 1.4 bars and the flow rate is 2 litres per minute. The
typical temperature used for annealing IS 400°C. The maximum annealing
temperature is 450°C.
The instruments used in the low temperature experiments include a cryogenerator
(compressor unit Leybold RW2 and cool head), a refrigerator-cooled cryostat
(Leybold ROK 10-300), an intelligent temperature controller (Oxford ITC4), and a
rotary vacuum pump (Metrovac GDR1). A schematic diagram of the low
temperature system is given in Figure 2. The packaged device is placed in a sample
holder in the cryostat, which is vacuumed and radiation-shielded, and is connected to
the testing instruments. The temperature in the cryostats can be set between 70 -
300K.
For experiments at elevated temperature, a hotplate (Bibby Sterilin HC500) is used,
and the temperature is measured by a thermocouple (RS 206-3750). The temperature
of the hotplate can be set as high as 250°C. The testing device is placed on the
hotplate, which is isolated from the ground by a thin layer of vacuum grease. The
probes are used to connect the device to the rest of testing instruments.
The typical experimental sequence is summarised in the flow-chart of Figure 3. The
MOSFET is placed on the probe station and its terminals are connected to the
equipment through the micro-positioners. Transfer characteristics and charge
pumping measurements are first carried out in order to assess the initial properties of
the testing device. The typical interface state density for a fresh device is I - 3xl0lo
cm-2eVI• The device is then stressed, either using the substrate hot carrier injection
or Fowler-Nordheim injection techniques for a pre-set time. During the stress, the
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interface state density, the oxide charge density, and the level of charge injection are
monitored against time. The stress is terminated when the pre-specified stress time is
reached.
2.3. Samples used in experiments
The testing samples used in this study were manufactured by 0.13 JlID and 0.35 JlID
CMOS processes at Interuniversity Microelectronics Research Centre (IMEC),
Belgium. The surface channel pMOSFETs (nMOSFETs) have a p+ (n+) poly-Si gate.
For the device fabricated by the 0.13 um CMOS technology, the gate dielectric is a
silicon oxynitride of 2.7 nm, oxidized at 850°C and then nitrided in NO at 1050°C
for 10 sec. The typical channel length used is 0.15 urn and the channel width is 10
JlID. For the device fabricated by the 0.35 JlID CMOS technology, the gate oxide was
grown in dry O2 at 900°C to a thickness of 7.1 nm. The n well was doped to a level
of 2x 1017 cm-3 approximately and no threshold voltage adjustment implantation was
carried out. The channel length and width used are 10 urn and 200 urn, respectively.
The device is passivated by a 1 urn layer of oxide. A top view of the MOSFET
layout is given in Figure 4.
2.4. Techniques for characterizing the degradation
The SilSi02 interface state density and the oxide trap density are two key parameters
for characterizing the oxide degradation of MOSFETs. The density of interface states
can be measured by using the charge pumping technique [1-3], the capacitor-voltage
method (C-V), and the slope of transfer characteristics in the subthreshold region [4-
6]. The density of trapped charges in the Si02layer can be obtained from the shift of
the drain current versus gate voltage characteristics in the subthreshold region [7] or
the midgap point [6,8-9].
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2.4.1. Measurement of interface states
The standard, two-level charge pumping technique [1] is used to measure interface
state density for oxide thicker than 5.5 run. For thin gate oxides Ctox ;:;;;2.7 run), the
interface state density is extracted from the slope of transfer characteristics in the
subthreshold region [6].
2.4.1.1. Basic principle of the charge pumping technique
The charge pumping technique was first introduced by Brugler and Jespers in 1969
[10]. It is now a widely accepted technique for measuring interface states in MOS
devices. Their successes are mainly due to the easiness to implement and have
excellent accuracy and resolution. Moreover, the charge pumping technique is
applicable to small geometry MOS transistors rather than requiring large area
capacitors, which are needed for the capacitance-voltage method.
The basic experimental set up for charge pumping measurement is shown in Figure 5.
An AC voltage is applied to the transistor gate, and the charge pumping current, Icp,
is measured at the substrate. The source and drain of the transistor are connected
together to a certain reverse bias voltage with respect to the substrate or grounded.
The waveform of gate voltage is shown in Figure 6. We start from Vg = V top and use
nMOSFET as an example. When the gate voltage is larger than the Vb inversion is
obtained, all interface traps up to the Fermi level, Er, are filled with electrons. As
represented by the shaded area in Figure 7(a), these electrons are drawn into the
device from the source and drain. When the gate voltage drops below Vb the Fermi
level drops accordingly in the bandgap, and the interface electron concentration is
reduced exponentially with the decrease of the Fermi level, as shown in Figure 7(b).
The energy level for the emission of electrons from the interface traps may, however,
not be able to follow the decrease of the Fermi level. When the gate voltage reaches
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the flat-band voltage, Vfl» the electron emission reaches an energy level, Eem,e, given
by [11]
(1)
where Vth is the thermal velocity of carriers,
ni is the intrinsic concentration,
an is the capture cross section for electrons,
Ei is the intrinsic energy level, and
tem,e is the time available for the emission of electrons from the interface
traps during the fall time of the gate pulse.
The electrons trapped in the energy level below Eem,e will be recombined with the
majority carriers from the substrate. At the moment the gate voltage reaches Vtb, the
interface is flooded by holes from the substrate, and the thermal equilibrium is
established suddenly in the interface traps by recombination with these holes, as
shown in Figure 7(c). This recombination gives rise to a transfer of electrons from
the source and drain to the substrate, which forms the charge pumping current.
Analogously, as shown in Figure 7(d) ...,(f), when the gate voltage increases from
Vbase to the threshold voltage, Vb the emission of holes from interface traps only
reaches the energy level, Eem,h, by [11]
(2)
where ap is the capture cross section for holes,
Er,acc is the Fermi level in accumulation,
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The holes still trapped in the interface states between Eem,hand Er,invwill recombine
with electrons coming from the source and drain. The repetitive occurrence of both
recombination processes gives rise to a net current, Icp, which can be measured either
at the substrate or at the source and drain. Iep is determined by [11]
(3)
where Djt is the average interface state density between Eern,eand Eern,h'If all other
parameters are known, Dit can then be determined by measuring Iep. The typical
values for the parameters in the above expression are as follow: f = 100 KHz, T =
300K, Vth = 107 cm/sec, ni = 1.5xl010 cm", an = ap = 10-15 cm2• The tern,eand tern,his
determined by the falling time, tf, and rising time, tr. respectively.
(4)
(5)
Proper selection of charge pumping pulse amplitude, rising and falling time is very
important, in order to obtain reliable results. Experiments were carried out to select
the pulse amplitude, rising and falling time in previous work [12]. The pulse
amplitude used in this project was fixed at 1.5 V for both pMOSFETs and
nMOSFETs, and tr = tf = 0.02 J..LSis used for pMOSFETs, te = tf = 1 J..Lsis used for
nMOSFETs. Using rise and fall time shorter than these criteria will cause parasitic
effects, such geometric effect [13], which will induce significant error to the results.
Figure 8 shows the evolution of the charge pumping current, Iep, versus bias voltage
curve with different amount of electron injection during a FN experiment. The
increase of Iepmeans the generation of interface states density throughout the stress.
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2.4.1.2. Extraction of interface state density from subthreshold swing
A useful parameter in the subthreshold regime of Id-Vg characteristics is the gate-
voltage swing S, which can be used to determine the generated interface trap density.
It is defined as the gate voltage required to change the current by one decade [4-6],
and is given by,
(6)
where CD, Cox, Cit, and CFB are the depletion layer, the oxide, the interface trap, and
the flat-band capacitances, respectively. Cit = q . Dib and Dit is interface trap density.
Considering the generation of interface traps due to stress, the subthreshold swing
change .1S can be expressed as
.1S =S (after stress) - S (before stress)
(7)
where .1Cit is the interface trap capacitance change due to stress. Therefore, the
change in interface state density due to stress, Wit, is directly related to .1S as
(8)
Figure 9(a) shows the subthreshold Id-Vg characteristics under SHI (Substrate Hole
Injection) stress. The subthreshold ~- Vg curve shifts along the Vg axis and its slope
is degraded with stress. This is an indication of both oxide charge generation and
interface state generation. A comparison of different interface state measurement
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techniques is shown in Figure 9(b). A 5.5 run pMOSFET was stressed by SHI, the
results of the charge pumping technique and subthreshold swing technique agrees
well.
2.4.2. Measurements of oxide charges
Previous works in this university [7,14] used the shift of Id-Vg characteristics in the
subthreshold region to measure the density of trapped charges in the SiOz layer. This
method is again employed on 0.35 urn CMOS test samples. For 0.13 um CMOS test
samples, the shift of Id-Vgcharacteristics in the midgap point is used.
2.4.2.1. Id-Vg shift in the subthreshold region
The density of oxide charges is calculated from the shift of the gate voltage at a fixed
drain current of 10-10 x W / L, where W is the channel width and L is the channel
length. Our 0.35 urn CMOS test samples have a channel width and channel length of
200 um and 10 urn, respectively. Therefore, this current level is 2 nA, which is in the
deep subthreshold region. The drain voltage is fixed at -0.05 V for pMOSFETs and
+0.05 V for nMOSFETs. The basic experimental set up for transfer characteristics
measurement is shown in Figure 10. As the charge centroid is not known, we assume
that it is at the Si/SiOz interface to comply with previous work [15, 16]. The
effective density of trapped charges, ~Oh is given by
IlNOI = (9)
where Coxis the oxide capacitance, and q is the one electronic charge.
In the above expression, the effects of interface state generation is not taking into
account. This can be acceptable for relatively low stress level, as ~ot is generally
over one order of magnitude higher than the density of interface states. However, at
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severe stress level, a large amount of interface states can be generated, which can
affect the slope in subthreshold region. As shown in Figure 11, interface states
generated by SHI can be considerable when ~ > 1017 holes/cm'. The effects of the
generated interface states must be taken into account when estimating the trapped
hole density now. For generated electron traps, their density is generally in the same
order of the generated interface states at severe stress level. The effect of ~Dit on the
electron traps at severe stress level has to be evaluated.
To evaluate the effect of interface states on ~Nob the following experiment was
carried out. A pMOSFET was stressed by SHI. When ~ reached a certain level, SHI
was interrupted and an electron injection at Eox = +8 MY/cm was carried out to
neutralize the trapped holes and partially fill the generated electron traps, so that the
effect of mit on the generated electron traps can be evaluated. When the amount of
generated interface states is relatively small, as shown in Figure 12(a), it is apparent
that the main effect is the shift of the curve towards positive gate voltage due to the
generation of electron traps. The dotted curve is obtained from the shift of the LJ-Vg
curve of the fresh device along the x-axis for the comparison with the curves after
stress. Almost no distortion of the curve slope is present. However, when the
generated interface states increase further, as shown in Figure 12(b), significant
distortion in the slope can be observed, which will affect the accuracy of measured
mot. The following methods were used to remove the effect of interface states on
mot.
As shown in Figure 13(a), mot induced by interface states can be corrected from the
~Vg at Id= 2 nA, which is caused by the distortion of the curve slope. To determine
~Vg, we have to calculate the midgap current, Id_midgap,where the generated interface
states are essentially neutral. For 0.35 um CMOS sample, Id_midgapis found to be
7.3xl0-14 A. The contribution of mit to mot is given in Figure 13(b). mot (~Dit)
increased linearly against the generated interface states. Hereafter in this project, the
measured trapped charges on 0.35 um CMOS sample are systematically corrected at
Id_midgap.
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mot = mot (measured) - mot (ADit) for trapped holes
mot = mot (measured) +mot (ADit) for generated electron traps
An example of the above correction is given in Figure 14, where electron traps were
generated by SHI. As expected, the effect of generated interface states is negligible
at relatively low injection level, but increases for high ~.
2.4.2.2. Id-Vg shift at the midgap
The threshold voltage shift under high field stress reflects the generation of both
interface traps and trapped oxide charges, i.e., !lVth = !lVjt + !lVol, where !lVjt and
!lVot are the voltage shifts due to interface traps and trapped oxide charges,
respectively. It is often that AVth alone cannot provide enough information on oxide
degradation due to stress, and the separation of!l Vth into !lVjt and !lVot is needed [8].
Based on the general assumption that interface traps in the upper half of the band gap
are acceptors and those in lower half of the band gap are donors, interface traps are
uncharged at midgap ~s = ~F. The midgap current, Img, can be obtained from the
subthreshold current equation [17],
Id IVg.v".. = JI., . 2~L .q~:' ·LD{;J.exp(!6, ·!6s)-(¢" . lIs)-1 . (1- exp(- ¢,. . Vd)) ,
(10)
where LD is the Debye length given by
(11)
~T = q / (KB • T), n, is the intrinsic carrier concentration, Er is the relative dielectric
constant of Si, and ~s is the band bending at the surface, which can be defined as ~s
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= (KB • T / q) . In (NA / n.). When pMOSFETs is used, !lefT is the effective hole
mobility. Since the midgap current Id!vg=vmgis in the range of 0.001 - 0.1 pA, the
linear extrapolation of the subthreshold curve (logId-Vg) to this low current level
yields the midgap voltage Vmg.The midgap voltage shift can be used to evaluate
charge trapping in the oxide.
2.4.3. On-The-Fly measurement technique
In order toavoid the recovery during the characterization steps, a new technique was
proposed [18] to characterize the Negative Bias Temperature Instability (NBTI).
'On-The-Fly' measurement keeps a quasi-constant gate voltage during the
characterization, and measuring the linear drain current all along the stress, as shown
in Figure 15. To estimate the trans-conductance, gm(n), Vg was perturbed by a small
±DVto give:
(12)
The degradation of drain current between two measurement points 'n' and 'n-l' is,
(13)
The shift of threshold voltage between these two points can be evaluated by,
(14)
The accumulative shift of threshold voltage is,
L\v, =_IIAn)-IAn-I)
11;1 gm{n)
(15)
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where M+1 is the number of Id measurements and gm(n) is the mean value of the
trans-conductance between the nthand n-I th ~ measurements, as shown in Figure 16.
Hence, periodical three point Id measurements are enough to monitor AId, gm,AVt
during stress.
In equation (12), a small perturbation, DV, was applied on Vg to obtain the trans-
conductance, gm.DV has a direct influence on the assessment of gm.Figure 17 shows
the measured drain currents during NBTS when DV = 250 mV. AId(down) is only
half of the ALI(up).This is because at relatively high Vg, Id tends to saturate, as
shown in Figure 18. In order to assess the gm accurately, it is important to have
AId(down)~ AId(UP).Figure 19 shows the AId(down)/ AId(UP)ratio under different
DV. DV =25mV will be used hereafter in this project.
In equation (15), gm is assumed being a constant between the two measurement
points and the average gm is used, gm(n)=(gm(n)+gm(n-l»/2. To estimate the
error caused by this assumption, Figure 20 compares the AVt calculated by using
gm (n), gm (n -1) , and gm (n) . It is clear that the error is insignificant.
Since 'On-The-Fly' measurement is based on LIdegradation at stress voltage, NBTS
still occurs during the measurement. When Id was measured for the first time, it
typically took 0.15 sec and some degradation occurs during this period, as shown in
Figure 21(a), where LI degradation is monitored on a fresh device. The 20 ms
measurement time is the fastest time the current system can achieve. Figure 21(b)
shows if Idmeasured at 20 IDS is used as the reference value, dVt shifts upward. This
uncertainty in the reference Id leads to an underestimation of AVb which cannot be
completely corrected at this stage. Care has been exercised to take this uncertainty
into account when analyzing the results.
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2.5. Techniques for stressing devices
There are a number of carrier injection techniques, which are used to investigate
degradations. The most commonly used are avalanche carrier injection, channel hot
carrier injection (CltC), optically induced hot-electron injection, Fowler-Nordheim
electron injection (FN), substrate hot electron injection (SHE) and substrate hole
injection (SHI). Among them, the eHe is the only non-uniform injection technique.
In the following paragraphs, the principles of high field injection technique (FN) and
substrate hot carrier injection techniques (SHE and SHI) are explained.
2.5.1. High field injection technique
The Fowler-Nordheim Injection [19] was first studied by Fowler and Nordheim and
is widely used in the breakdown test under high oxide electric field. The basic
experimental set up of FN electron injection is shown in Figure 22. The source and
drain of MOS transistor are connected to zero volts. A large voltage is applied to
gate to create a high electrical field across the gate oxide.
When this electrical field is above 6 - 7 MV/cm; Figure 23 shows that the physical
distance between the conduction band of the gate oxide and that of the substrate
becomes so thin that electrons can tunnel through. This is called as Fowler-
Nordheim tunneling. The electrons gain kinetic energy in the oxide and can create
electron-hole pairs by impact ionization. When electrons enter the anode, the energy
released can be transferred to holes and causes hole injection. The FN current density
can be calculated by
2 -BJ = A·E ·exp(-)FN ox E
ox
(16)
where A and B are two constants related to the electron effective mass in the oxide
conduction band and the SilSi02 barrier height.
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The MOSFETs used in this project have polysilicon gate. Gate depletion occurs
under positive bias for a nMOSFET with n+ poly-gate or negative bias for a
pMOSFET with p+ poly-gate. This causes an extra voltage drop on the polysilicon
due to the polysilicon band bending. The voltage drop on the polysilicon can be
calculated by [20],
(17)
until Vpolyis pinned at 1.12 V due to the saturation of band bending in strong
inversion. Vpolyis dependent on the doping of polysilicon, Npoly,and the oxide field.
Attention must be paid to take the effect of Vpolyinto account, when calculating the
oxide field Eox[20],
(18)
where $s is the substrate surface potential and $ms is the work function. As shown in
Figure 24, the difference between the gate current under positive and negative bias in
a nMOSFET is caused by polysilicon depletion.
The oxide field under FN condition on 0.35 J.I.IIl CMOS test sample is calculated
using this method with a gate doping density of 1020 cm". The doping of a p+ poly
gate is approximately the same as the n+ poly gate.
2.5.2. Substrate hot carrier injection techniques
The basic experimental set up of SHE [21] is given in Figure 25. The source and
drain of a MOS transistor are connected to zero volts. The gate voltage should be
larger than the threshold voltage to produce an inverted channel underneath the gate.
The underlying pn junction is forward biased. The electrons supplied from the
forward biased underlying pn junction diffuse into the space charge layer, then drift
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towards the Si/Si02 interface, as illustrate in Figure 26. They gain energy on their
way from the high field set up by the p-well bias. When they arrive at the interface,
they can be injected into the gate oxide [15].
The advantage of this technique is that the oxide field and injection current can be
varied independently. Using this technique, it becomes possible to distinguish the
dependence of the charge trapping on oxide field, injection current density and
energy of injected electrons at the moment of injection.
In the SHI [22] technique, holes can be injected into the n-well by forward biasing
the well-substrate pn junction. The basic experimental set up is given in Figure 27.
The schematic energy band diagram is shown in Figure 28. The operation principle
of SHI is similar to that of SHE. Holes are injected from the p-substrate into the n-
well. They then diffuse towards the space charge region in which they are
accelerated towards the Si/Si02 interface. A small fraction of holes can gain enough
energy to be injected into the gate oxide, giving rise to a gate current, Ig• The others
are collected at the source and drain terminals, By adjusting the n-well bias, Vn-wells
and the gate bias, Vg, the silicon and oxide field can be independently controlled.
The injectable carrier supply is controlled by the substrate, and n-well biases.
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Figure 1. Schematic diagram of the testing system.
Cryogenerator
Computer
Temperature Controller Cryostat Testing& Device Instruments
Vacuum Pump
Figure 2. Schematic diagram of the low temperature system.
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Figure 3. Flow chart of a typical experiment sequence.
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Figure 5. Experimental set up of charge pumping measurement.
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Figure 7. Schematic energy band representation of the various emission and
recombination processes that are occurring during one charge pumping cycle.
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Figure 9. 0.35 urn CMOS sample (Tox= 5.5 run) was stressed by SHI (Eox= -5
MV/cm, Vw = 8.8 V, Vs = 9.8 V). (a) Id-Vg characteristics during the stress.
Interface states generation can be seen by the decrease of slope in subthreshold
region. (b) Interface states were measured by charge pumping and subthreshold
swing techniques, with Cox= 6.3xIO-7 Fcm", CD = 4.2xlO-7 Fcm-2, and CFB =
5.0x 10-7Fcm-2•
I
p-sub
Figure 10. Experimental set up of transfer characteristics measurement.
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Figure 12. Id-Vg characteristics. (a) Interface states generation is small, no
distortion is noticeable. (b) Interface states generation is large, a clear distortion
is observed. The dotted curve is a parallel shift of the fresh curve.
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Figure 13. Evaluation of the effect of generated interface states on the
measurement of trapped charges. (a) ~Vg at Id = 2 nA is caused by the
distortion of the curve slope. (b) Correction shows ~Not is proportional to the
generated interface states.
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Figure 14. Comparison of the electron trap generation with and without the
correction of the effect of generated interface states. Electron traps were
generated by SHI then filled filled by FNI at 8 MVIcrn.
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Figure 15. On-The-Fly characterization. A periodic pulse around the stress
voltage, and a small drain voltage are applied simultaneously during the linear
drain current measurement. Three drain currents are measured in each periodic
pulse.
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Figure 16. The nth and n-I'" Id measurements, together with the
transconductance gmen), can gives the threshold voltage shift, /).Vt, between the
nth and n-I thmeasurement points
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Figure 17. Measured drain currents during NBTS. DV = 250 mV. Symbol '0',
'x', and '+' were measured at Vg, Vg - DV, and Vg+DV, respectively.
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Figure 18. At relatively high Vg, Lt tends to saturate. A large DV will induce
larger AId(down) than AId(up), which will affect the accuracy of gmassessment.
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Figure 22. Experimental set up of Fowler-Nordheim Injection (FNI).
Gate Oxide Silicon
Figure 23. Schematic energy band diagram of FNI. When the oxide field is
above 6 - 7 MV/c~ the physical distance between the conduction band of the
gate and that of the substrate becomes so thin that electrons can tunnel through.
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Figure 25. Experimental set up of Substrate Hot Electron injection (SHE).
Electrons are supplied from the forward biased underlying pn junction diffuse
into the space charge layer, then drift towards the Si/Si02 interface.
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Figure 26. Schematic energy band diagram of SHE injection.
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Figure 27. Experimental set up of Substrate Hole Injection (SHI). Holes are
injected from the p-substrate into the n-well, They then diffuse towards the
space charge region in which they are accelerated towards the SVSi02 interface.
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Figure 28. Schematic energy band diagram of SHI injection.
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3 Role of Hydrogen in Hole-InducedElectron Trap Creation
3.1. Introduction
Defect generation is one important reliability issue for metal-oxide-semiconductor
field-effect-transistors (MOSFETs). The defect generation has received much
attention recently [1-3]. The generated defects can have a number of adverse effects
on devices, including a shift in device parameters [4,5], the stress-induced-Ieakage
current [2,6], and eventually, the oxide breakdown [2,7-9]. Defects can be formed in
the bulk of gate dielectric [2,8-12], in the interfacial region [13,14], at the
dielectric/Si interface [4,5,15-17] and in Si [18,19]. The gate dielectric used in the
current industry is silicon dioxides (Si02) or silicon oxynitrides (SiOxNy). Both
donor-like and acceptor-like traps can be created in these dielectrics [14,20,21]. The
acceptor-like trap is commonly referred to as 'electron trap'. Despite past efforts, our
understanding of the electron trap is still poor. For example, the microstructure of
generated electron trap has not been unambiguously identified and agreement on
damaging species has not been reached [1,2,22].
It is well known that hydrogenous species play an active and complex role both in
the oxide/Si interfacial region [17,23-27] and in the bulk of silicon [18,19]. For
example, although atomic hydrogen passivates interface states at 400°C, there is
compelling evidence that they actually create interface states at room temperature
[23,28]. Some researchers proposed that hydrogenous species also dominated
electron trap creation [2]. During electrical stress, electrons injected into the oxide
gain energy as they travel through the oxide. When they exit the oxide, the released
energy can free hydrogenous species. These hydrogenous species then travel through
the oxide and create electron traps [2]. The evidence presented for hydrogen-induced
electron trap creation, however, is not as convincing as that for interface state
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generation and agreement has not been reached among different groups of
researchers [1,2,22].
Some researchers [1,22] proposed that holes injected during the stress could
dominate electron trap creation. Here, holes can interact with the oxide directly [1,21]
and hydrogen is not involved. This proposal is supported by two observations. First,
it was shown that there was a good correlation between the electron trap generation
and the fluency of holes through the oxide [9]. Second, it was found that holes were
much more efficient than electrons in generating electron traps [22]. These
observations, however, are not unambiguous enough to convince everyone [2]. For
instance, it is fair to say that a correlation between hole injection and trap generation
does not necessarily mean that there is a causal relationship between them. Holes;
like electrons, may generate traps also through the release and subsequent
transportation of hydrogenous species [2]. The higher generation efficiency of holes
does not rule out the involvement of hydrogen. The greater generation can be caused
by the higher energy delivered to electrode. This means that the supply of
hydrogenous species is essential for creating electron traps.
In this chapter, we focus on whether holes can generate electron traps without going
through hydrogen as intermediate species. To simplify testing conditions, the
substrate hole injection (SHI) is chosen to stress devices. During the SHI, there are
three potential regions for releasing hydrogen: Si/oxide interfacial region, oxide bulk
and gate/oxide interfacial region. Tests will be carried out to assess their impact on
hole-induced electron trap generation.
3.2. Experimental conditions
In previous works [2,6,8,9], stresses were often carried out under a condition where
electron injection dominated in numbers. This is not suitable to study the hole-
induced generation, since electrons could simultaneously release other damaging
species. To concentrate on hole-induced electron trap creation, electron injection
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during the stress should be suppressed. This can be achieved by using the substrate
hole injection for creating electron traps.
The SHI technique was extensively used in preVIOUSwork at this university
[17,27,29]. Its principle and set up are explained early in section 2.5.2. In brief,
during the SHI, gate was typically biased with an oxide field strength, Eox,of-5
MY/cm. Under this Eox,electron injection from the p+ poly-si gate was negligible
for a 7.1 run oxide. The source and drain was grounded. The n-well/p-substrate
junction underneath the MOSFET was forward biased, which supplied holes from
the substrate. These holes were then accelerated by the electrical field in the space
charge region of n-well. Some holes became sufficiently energetic to overcome the
potential energy barrier at the interface and be injected into the oxide.
The test follows a 'stress-then-sense' procedure [12,29] and a typical result is given
in Figure 1. During the stress by hole injection, there was a gradual build up of
trapped holes (symbol '0'). After hole fluency reached a preset level, it was
interrupted and 1017 cm-2electrons were used to fill generated traps at an oxide field
of +8 MY/cm (symbol 'x') [12]. Trapped electron density, Ne, was monitored from
gate voltage shift in subthreshold region. Since the centroid of trapped charge is not
known, the effective density is used by assuming the centroid being at the oxide/Si
(n-well) interface, to comply with previous work in this area [12,20].
Care has been exercised to ensure that additional trap generation by the trap filling
step is negligible, as is shown by the symbol '+' in Figure 2(a). Figure 2(a) also
shows that higher hole fuency, Qh, results in higher generation and hole injection is
effective in creating electron traps. Attention was also paid to simultaneous interface
state generation during stress. Interface state density was determined by standard
charge pumping technique. Figure 2(b) shows that generated interface states are
typically much less than created electron traps, where Nes represents the saturation
level of Ne in Figure 1. Effects of these interface states on gate voltage shift were
taken into account when determining electron trap density.
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As mentioned earlier, electron injection was suppressed when stressing a device by
substrate hole injection. There is little doubt that this leads to a considerable
reduction of the amount of released hydrogen. However, some hydrogenous species
can still be released by holes. Figure 3 shows that there are three important regions
for releasing hydrogen: the Si (n-well)/oxide interfacial region, the bulk of oxide,
and the gate/oxide interfacial region. In the following, their impact on hole-injection-
induced electron trap generation will be examined one-by-one.
3.3. Hydrogen species released near the Si/Si01 interface
During the substrate hole injection, holes are accelerated in the space charge region
as they travel towards the interface. It is well known that there are hydrogenous
species at the Si/Si02 interface. For example, the precursor of interface states can
appear in the form of Si-H [17,23,27]. When energetic holes bombard the Si/Si02
interface, hydrogenous species are released and new interface states are formed [27].
The released hydrogenous species could travel through the oxide and generate traps.
The importance of this hydrogen release for electron trap generation during SHI is
assessed by the following experiments.
3.3.1. Bombardment effects on electron trap generation
If hydrogen released at the Si/Si02 interface played an important role in electron trap
generation, one would expect that the generation is closely related to the interface
bombardment. In this section, we intend to examine whether this expectation can be
experimentally observed.
Bombardment of the Si/Si02 is controlled by biases applied to the n-well, Vw, and p-
substrate, Vs. (Vs - Vw) determines the number of holes, and Vw determines the
energy of holes.
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Experiment 1:The same interface bombardment, different generation
For the same Vw and Vs, the bombardment should be the same for a given time.
Consequently, the same generation is expected. Figure 4 shows the result obtained
on two devices under Eox= -1 and -5 MY/cm, respectively, for the same Vw and Vs.
Against the expectation, Figure 4(a) clearly shows that the generation is different for
a given time. As a result, it does not appear that hydrogen released at the SilSi02
interface plays an important role in the generation.
To explore why the generation in these two devices is different, we plot gate current
due to hole injection in Figure 4(b). The different oxide field resulted in a
considerable difference in the hole injection current. For a given bombardment time,
lower generation under Eox= -1 MY/cm could be caused by the smaller number of
injected holes. When the generated traps were plotted against hole fluency, Figure
4(c) shows that there is little difference between these two devices, and there is a
good correlation between electron trap generation and hole injection.
Experiment 2: Higher carrier energy and bombardment, the same generation
The above experimental results show that the amount of holes bombarding the
Si/Si02 interface is not the dominant factor controlling the generation. However, it is
possible that their energy at which they arrive at the interface could control the
generation. One would expect that the more energetic the holes, the more
hydrogenous species would be released. If this process is important, it should lead to
higher generation.
Two devices were stressed separately by SHI. Vs - Vw is the same for both devices,
so the same amount of holes will arrive at the interface. A higher Vw was applied on
one device to make the holes 'hotter', thus the energy effects on generation can be
observed. The oxide field is then adjusted to obtain similar gate current during SHI
as shown in Figure 5(a). This is important to eliminate trap generation difference
caused by different hole injection current. Figure 5(b) shows the electron trap
generation is clearly insensitive to Vw. Figure 5(c) indicates that an increase of the
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hot carrier energy at the interface is not significant enough to have an observable
effect on the generation.
Experiment 3: Larger number of bombarding holes, the same generation
Two devices were stressed under Eox= -3.5 MY/cm, Vw = 9.3 V, Vs = 9.88 V and
Eox= -3.5 MY/cm, Vw = 6.8 V, Vs = 7.8 V, respectively. The injection current during
the stress is plotted in Figure 6(a), which is similar for the two stress conditions.
However, an increase of Vs - Vw from 0.53 to 1 V should substantially enhance the
number of holes supplied to the interface. Figure 6(b) shows that there is little
difference in the generation.
The observations made from the above experiments are that electron trap generation
is not controlled by the energy and the number of holes bombarding the Si/Si02
interface. The same bombardment does not necessarily leads to the same electron
trap generation. A good correlation between hole injection and electron trap
generation is found. As mentioned in the introduction, a good correlation, however,
does not necessarily mean that hole injection is responsible for electron trap
generation. The relation between these two will be further investigated.
3.3.2. Threshold for electron trap generation and hydrogen release
In this section, we study whether threshold voltage for creating electron traps and
releasing hydrogen is different. To start, Vw = 3 V and Vs - Vw = 0.7 V was applied
for 4600 sunder Eox= -1 MY/cm. The Vw was then increased by a series of voltage
step ofO.5 V. For each level of Vs, Vs - Vw was maintained at 0.7 V and the stress
time was kept at 4600 s. The gate current, Ig, generated electron traps, Nes, and
trapped hole, Nh, were recorded and plotted in Figure 7(a) and (b).
It is clear that there is a threshold Vw of 5 V approximately for Ig, Nes and Nh• This is
in good agreement with the potential barrier height for holes at the interface (- 4.8
eV). The same threshold value for both hole injection and electron trap generation
strongly supports that hole injection is responsible for creating electron traps under
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our experimental conditions. In contrast, Figure 7(c) shows no clear threshold value
for interface state generation, Dit. For the lowest Vw applied here (3 V), some
interface states can be created already through bombardment, although hole injection
is negligible. Since rupturing hydrogen bond is a main source for creating interface
states [23,27], the generation of interface states can be used as a detector for
hydrogen release at the interface. The different behaviour between electron trap
generation and hydrogen release at SilSi02 interface further supports that the latter is
not the main source for the former during SHI.
3.4. Hydrogen species released in the Si02
Since hole mobility in the oxide is six orders of magnitude lower than electron
mobility [30], we do not expect that acceleration of holes in the oxide will be
important for releasing hydrogen and the subsequent electron trap generation. This is
confirmed by Figure 4(c), which shows that the generation at a given Qh is clearly
insensitive to the oxide field strength. It, however, does not mean that holes cannot
free hydrogenous species in the oxide. Previous works at this university [17,31,32]
showed that hydrogenous species could be released by both hole trapping and
detrapping. Ifwe use D-H representing a hydrogen-related hole trap, the process for
releasing hydrogen can be schematically illustrated below.
During hole trapping:
Hole + D-H - D···W - D. +W < Released
During detrapping:
electron + D···W - D + If < Released
where the dotted line represents a weakened bond. Although hydrogenous species
can be emitted both in the form of W and HO,the emission of If is a more efficient
process [31].
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To study the importance of hydrogen released through the above processes on
electron trap generation, it is desirable to be able to vary hydrogen concentration in a
device. If the hydrogen released in the oxide is important for electron trap creation,
an increase of its concentration should substantially enhance the electron trap
generation. Previous work at this university [17,29,31] unambiguously showed that
hydrogen concentration in a device could be significantly increased, by exposing a
stressed device with holes trapped in the oxide to H2 at 400°C. Hydrogen molecules
were cracked by trapped holes [29,33], which resulted in the increase of reactive
hydrogenous species. Figure 8 shows a typical example of H2 exposure effects. The
interface states post R2 exposure was significantly enhanced, compared with a
normal device without R2 exposure.
In Figure 9(a) and (b), a device was first stressed by hole injection to a level of 1015
holes/cm' (symbol '0'). It was then exposed to forming gas (10% H2) for 40 min at
400°C. After the exposure, hole injection was resumed and the generated electron
traps and interface states are represented by symbol 'x' in Figure 9(a) and (b),
respectively. For comparison, typical results (symbol '.6.') are also given when a
device was not exposed to forming gas. As expected, the significant enhancement in
interface state generation implies that the hydrogen concentration was substantially
increased after the forming gas exposure. The generation of electron traps, however,
has not been substantially increased. This indicates that hydrogen does not play a
significant role in hole-induced electron trap creation during SRI.
3.5. Hydrogen species released near the gate/SiOz interface
Apart from oxide/Si interface and oxide bulk, Figure 3 shows that hydrogen can also
be released at the poly-Si/oxide interface and/or within the poly-Si gate. When holes
arrive at the gate, they lose their energy, which could lead to release of hydrogen. In
the presence of holes, it is likely that majority of released hydrogenous species can
capture holes and become positively charged [16,34]. These positive species will not
travel through the oxide under a negative bias during the SRI. Consequently, they
will not contribute to the generation in the oxide. However, we cannot rule out that
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there are some neutral hydrogenous species, which can pass through the oxide and
create traps. To find how important this is, the following tests were carried out.
Experiment 1: Nidridation
Firstly, it was reported that nitridation blocked not only boron, but also hydrogenous
species [35], as illustrated in Figure 10. One can expect that, for the same amount of
holes arrived at the gate, there will be less hydrogen reaching the dielectric/substrate
interface after nitridation. This in turn should leads to less interface states generation
for oxynitrides. Figure 11, however, shows that the generated interface states are
actually more for the oxynitride. This indicates that, during the substrate hole
injection, the hydrogen movement from the gate to the dielectric/substrate interface
is insignificant.
Experiment 2: High temperature:
Secondly, it is well known that hydrogen release and the transportation in the oxide
are thermally activated [34,36,37]. If hydrogen plays an important role in electron
trap generation, one would expect that the generation should also be thermally
activated. This activation was observed when electrons were injected into the oxide
during stress [8]. During SHI, electron injection was suppressed.
Four devices were stressed by SHI (Eox = -5 MY/cm, Vw = 8.8 V, Vs = 9.8 V) at
room temperature, 65°C, 100°C and 150°C, respectively. After the hole injection
reached the preset level, the stress was interrupted, and the devices were cooled
down to room temperature before the filling of generated electron traps.
Figure 12 shows that hole-induced generation is insensitive to temperature up to
150°C. This is clearly in contrast with the thermally enhanced generation, when
electron is injected into the oxide. This insensitivity of hole-induced electron trap
generation supports that hydrogen released from the other two regions, the Si/oxide
interface and the oxide bulk, are not important, either.
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Experiment 3: Low temperature:
Thirdly, the hydrogen release and the transportation in the oxide were examined at
low temperature. At 77K, the hydrogen movement should be frozen [34]. If
hydrogen plays an important role in electron trap generation, one would expect that
the generation is significantly reduced.
A fresh device was stressed by SHI (Eox = -5 MV/cm, Vw = 8.8 V, Vs = 9.8 V) at
77K. After the hole injection reached the preset level, the stress was interrupted and
followed by trap filling at 77K. Figure 13 shows that up to Qh = 1016 holes/cm', both
the electron trapping kinetics and electron trap generation are insensitive to
temperature. However, with increasing hole injection, a drop in generation is
observed for 77K device. This drop is being caused by the generation of so-called
'anti-neutralization positive charges, (ANPC)' whose neutralization is thermally
activated [38].
To confirm the above explanation, a second test was carried out using an already
heavily stressed device (previous stress level Qh = 2xl018 holes/cm'). Figure 14(a)
shows the experimental sequence. The heavily stressed device was filled at room
temperature first (symbol '.'), then cooled down to 77K and filled again (symbol
'0'). The cooled down process does not affect the level of generated electron traps,
as similar amount is again observed at 77K. A comparatively short SHI (Qh = 1017
holes/cm', symbol 'x') is applied to induce positive charges with little further
generation of electron traps. This time, the electron trapping at 77K (symbol 'b.')
appears lower than that before SHI (symbol '0 '), because the ANPC are not
neutralized at 77K. The positive charge offsets the true level of electron trapping. By
warming up to room temperature, the neutralization of ANPC become easier and the
level of electron trapping recovers, as shown in Figure 14(b).
To remove the impact of temperature on trap filling, Figure 15 shows a fresh device
stressed by SHI (Eox= -5 MV/cm, Vw= 8.8 V, Vs = 9.8 V) at 77K, but filled at room
temperature. The electron trap generation at 77K (symbol '0') is similar compare to
the one at room temperature (symbol '0'). This temperature insensitivity further
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supports that hydrogen released from the other two regions, the Si/oxide interface
and the oxide bulk, are not important, either.
3.6. Conclusions
In this chapter, we focused on whether holes can generate electron traps without
going through hydrogen as intermediate species. Under substrate hole injection,
hydrogenous species can potentially be released from three regions: Si/oxide
interfacial region, oxide bulk and gate/oxide interfacial region. The impact of
hydrogenous species released from these three regions on the generation was
examined one-by-one.
Near the Si/oxide interface, it was shown that electron trap generation could be
different for the same bombardment of interface and, consequently, the same
hydrogen release. The threshold n-well voltage for electron trap generation is also
different from that for interface states generation resultant from breaking the
hydrogen bond. These results do not support that hydrogenous species released from
the Si/oxide interface are important for hole-induced electron trap generation during
SRI.
Under our experimental conditions, electron trap generation is strongly correlated
with hole injection. These two also have the same threshold n-well voltage,
indicating that hole injection controls the generation. After hole injection, its
acceleration in the oxide is not responsible for creating electron traps. An increase of
hydrogen density in a device has little impact on the hole-induced generation.
Finally, near the gate/oxide interface, any released W would not travel through the
oxide under negative gate bias. Since hydrogen-release and the subsequent
transportation are thermally accelerated processes, the insensitivity of hole-induced
electron trap generation to temperature in the range of 77K to 150°C suggests that
these processes are not important for hole-induced electron trap creation. Our results
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support that holes can interact directly with the oxide to generate electron traps
without going through hydrogen as intermediate species.
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Figure 1. Hole-induced electron trap creation. Ne is the effective density of
electron trapping. Device was stressed by SHI with an oxide field strength of
Eox = -5 MV/cm, a n-well bias of Vw= 9 V and a p-substrate of Vs = 10 V,
which leads to the build-up of trapped holes (symbol '0'). Generated electron
traps were then filled by an electron injection of io" cm-2 under Eox = +8
MV/cm (symbol 'x'). Nes is the saturation value of electron trapping.
-e-Gneneration by SHI'L-~ __ ~
~ Trap filling
5
-50
100 300
Time (sec)
Chapter 3 - Role of Hydrogen in Hole-Induced Electron Trap Creation -85 -
-('II 6'E
c::4o..--CD2z
12
10
8
(a) Oh increases
o
-2
-4
0.01 0.1 1 10 100 1000
Qe (1015electrons/cm
2)
14 14
12
(b) Nes 12
_10 10 ....-
('II >
'E Q)
8
('II
0 8 'E........ 00 ....
:S6 6 ....0
II) ..-
CD -Z ~
4 4 0
2 o, 2
0 0
0.01 0.1 1 10 100 1000
o, (1015electrons/cnf)
___ ~:: ::::-__t '-
withoutSHI stress
Chapter 3 - Role of Hydrogen in Hole-Induced Electron Trap Creation - 86-
Figure 2. (a) Shows the higher the hole fluency, Qh, the more traps were
created. Without hole injection (symbol '+'), electron trapping is negligible. (b)
Compares Nes with the density of generated interface states Dit. Symbols '+',
'0', '0' and'.6.' correspond to Qh = 0, 1014, 1015 and 1016 holes/cm',
respectively.
J ,'"
I
Energy released i+
Gate by holes -?Ho
Hole trapping "
Detrapping :'H+ I HO
Oxide
~~+ I HO
Bombarc ing interface
Source Si (n-well) Drain
Figure 3. A schematic illustration of hydrogen release during substrate hole
injection from three region: Si/oxide interfacial region, oxide bulk and
gate/oxide interfacial region.
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Figure 4. Effects of bombarding the Si/oxide interface on electron trap
generation. For a given time, the bombardment of the Si/oxide interface is the
same for the two devices. (a) Electron trap creation for a given time is clearly
different. (b) The difference originates from the different injection current. (c)
When plotted against hole fluency, the generation in these two devices agrees
well.
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Figure 5. Effects of energy of holes bombarding the Si/oxide interface on
electron trap generation. Vs - Vw is the same for both devices, so the same
amount of holes will arrive at the interface. A higher Vw was applied on one
device to make the holes more energetic. (a) The oxide field were adjusted to
produce similar injection current during SHI. (b) When plotted against hole
fluency, electron trap generation is insensitive to the n-well bias, Vw•
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Figure 6. Effects holes bombarding the Si/oxide interface on electron trap
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current during the SRI. (a) Injection current during SRI is similar for the two
stress conditions. (b) Electron trap generation agrees well on both devices.
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Figure 7. (a) Dependence of gate current, generated electron traps, (b) trapped
hole, (c) and interface states on n-well biases, Vw. Vw was increased with a step
size ofO.5 V. For each Vw, the stress time was 4600 s at Eox = -1 MV/cm and
(Vs - Vw) was kept at 0.7 V. Gate current, generated electron traps, and trapped
hole have a threshold Vw around 5 V, while no clear threshold can be observed
for interface state generation.
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Figure 8. The forming gas anneal was carried out at 450°C for 40 min after
hole injection. The annealing increase the amount of hydrogen in the device,
which results in the substantial increase in the interface states generation post
hole injection (Box= -5 MV/cm, Vw= 9 V, Vs = 10V).
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Figure 9. Impact of hydrogen density in a device on (a) the generation of
electron traps and (b) interface states. A device was first stressed by SRI up to
Qh= 1015holes/cm2 (symbol '0'). The SRI was then interrupted and the device
exposed to forming gas (10% R2) at 400°C for 40 min. After the exposure, the
SRI was resumed and the results were represented by symbol 'x'. The exposure
significantly enhanced the generation of interface states, but not the creation of
electron traps. The solid line and symbol 'b.' represents results when a device
was not given the exposure.
•
Si Oxinitride Gate
H----------
Nitrogen rich layer
Figure 10. On the oxynitride, the nitrogen rich layer should block hydrogenous
species transportation. Therefore, less hydrogen reaches the dielectric/substrate
interface. This in turn should leads to less interface states generation.
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Figure 12. Impact of elevated temperature on hole-induced electron trap
generation. Devices were streesed by SHI under Eox = -5 MV/cm, Vw= 8.8 V,
Vs = 9 V. It is clear that hole-induced electron trap creation is insensitive to
temperature up to 150°C.
Chapter 3 - Role of Hydrogen in Hole-Induced Electron Trap Creation - 99-
1.6
1.2-N'E
o
N
-00.8
~-Cl)z
0.4
0.0
'Open' symbol: 77K 'Close' symbol: RT
o Qh=1017holes/cm'
/). Qh=1016
o Qh=1015
o Qh=1014
(a)
0.01 0.1 1 10 100 1000
o, (1015electrons/cnt)
1.6
1.2
~-III
Cl)z
0.4
0.0
0.01
Symbol '0':
SHI & FN at 77K
Symbol '+':
SHI & FN at RT
o
(b)
0.1 1 10 100 1000
Oh (1015holes/cm2)
Chapter 3 - Role of Hydrogen in Hole-Induced Electron Trap Creation - 100-
Figure 13. Impact oflow temperature on hole-induced electron trap generation.
One device was streesed and filled at 77K (open symbol) compare to other one
stressed and filled at RT (close symbol). (a) Trapping kinetics at different hole
injection level. Symbols '0', '0', '6,' and '0' correspond to Qh = 1014, 1015,
1016, and 1017 holes/cm', respectively. (b) Generation of electron traps against
Qh. For Qh up to 1016holes/cm', both the trapping kinetics and electron trap
generation are insensitive to temperature. However, with increasing hole
injection, a drop in generation is observed at 77K. This drop is likely to be
caused by an increase of positive charges formation under SHI, which becomes
difficult to neutralize at low temperature. The solid line is a guide for the eye.
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Figure 14. A heavily stressed device (previous stress level <& = 2xl018
holes/cm') was used here to investigate the positive charges neutralization at
77K. (a) The entire experiment sequence. (b) The trapping kinetics of each
filling. The fillings were carried out at RT (symbol '.'), 77K (symbol '0'),
77K (symbol '6') and RT (symbol '.'). A short SRI (Qh = 1017 holes/cm')
was applied between the two fillings at 77K to induce positive charges. It is
clear that the amount filled after SHI at 77K (symbol '6') is significantly lower
to the one before SHI at 77K (symbol '0 '). By warming up to room
temperature, electrons injected under Eox = +8 MV/cm will be more energetic,
which makes the positive charges neutralization easier (symbol '.'), thus, the
true amount of generation can be obtained (symbol'.' ~ '. ').
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Figure 15. Impact of low temperature on hole-induced electron trap generation.
A device was stressed by SRI (Eox = -5 MY/cm, Vw = 8.8 V, Vs = 9.8 V) at
77K, then filled at room temperature, in order to fully neutralize SRI induced
positive charges. The electron trap generation is again insensitive to
temperature, which further supports that hydrogen released from the other two
regions, the Si/oxide interface and the oxide bulk, are not important, either. The
solid line is a guide for the eye.
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4 Trapping Kinetics of Electron TrapsGenerated in Silicon Dioxides
4.1. Introduction
Electron traps can be both 'as-grown' or created after device fabrication. Early
efforts were focused on the as-grown traps [1-3]. It was found that as-grown traps
originated from impurities in the oxide, such as water molecules [1] and implants [2].
For a modem MOSFET, however, the use of poly-si gates and a careful control of
impurities have effectively eliminated these as-grown traps [4]. As a result, we will
focus on generated electron traps here.
Generated electron traps play an important role in device reliability. They can have
several adverse effects on device performance, such as a shift in device parameters
[5-7] and stress-induced leakage current (SILC) [8]. As their number accumulates,
they can form a conduction path between gate and substrate, which leads to oxide
breakdown [8-10]. For a high-k1Si02 stack, it has been suggested that its breakdown
can be controlled by the interfacial Si02 layer [10]. Consequently, generated traps
are important for the stack as well.
Despite of their importance, our knowledge on them is still limited. For example,
their origin and microstructure is not known. There is no well-accepted trapping
model, either. Developing a trapping model is highly desirable for understanding
these traps, since it allows us to determine their effective physical size, namely
capture cross section. It will also give us information on how many types of electron
traps are generated. Information like this will be valuable when the origin of
generated traps is explored and models for oxide breakdown and SILC are developed
[8,11].
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Only limited works [12] were carried out on electron trapping kinetics for poly-si
gated devices. Non-uniform electron injection was used and consequently,
uncertainty exists in the density of injected electrons [5,12]. Most of previous works
on generated electron traps did not address the trapping kinetics, because a number
of difficulties, as summarized below:
First, for thin oxides « 3 nm), traps can be located sufficiently close to the
electrodes that trapped electrons can tunnel away. In this case, trapping will not be
stable and it is difficult to study the kinetics. The SILC has been widely used as a
measure of generated defects in thin oxides [8]. However, electron traps are not the
only source for SILC [11]. The important trapping parameters, such as capture cross
sections and density, were rarely reported from the work based on SILC.
Second, if relatively thick oxide is used, stable electron trapping can be achieved, but
the difficulty is in separating the trap filling from the trap creation. In most of
previous works, electrons were injected into the oxide during trap generation. Once
traps are generated, these electrons can fill the traps. Since the filling is typically
much faster than the creation, the trapping level is determined by the generation,
rather than filling. One example is given in Figure 1. Here, one MOSFET was
subjected to Fowler-Nordheim injection (FNI) under an oxide field strength of +11
MY/cm. The electron trapping density, Ne, is negative initially, indicating net
positive charges. As the stress increases, Ne becomes positive, representing net
negative charges, and builds up continuously without saturation. The non-saturation
of Ne observed here results from the continuous creation of new traps, rather than
filling the existing traps. As a result, it cannot be used for studying the kinetics of
trap filling.
Third, recent works [13-16] show that electrical stresses generate not only electron
traps, but also hole traps. Hole trapping leads to positive charge formation in the
oxide, which offsets electron trapping. This complicates the study and care must be
exercised to take it into account.
Chapter 4 - Trapping Kinetics of Electron Traps Generated in Silicon Dioxides -106 -
To investigate the trapping kinetics of generated electron traps, the difficulties
mentioned above must be overcome. We believe that this can be achieved now, since
recent works at this university have improved our understanding of both electron
traps [4,17] and hole traps [13-16]. The objective of this work is to investigate the
trapping .kinetics of generated electron traps by selecting test conditions and
developing methods for overcoming these difficulties. Based on the kinetics, the
properties and types of generated traps will be explored.
4.2. Trapping kinetics of electron traps generated under SHI
When selecting testing samples and stressing techniques, priority IS grven to'
overcome the difficulties mentioned earlier in section 4.1 and to simplify the testing
conditions as far as possible. To avoid the uncertainty caused by the use of SILC for
measuring electron traps, we chose relatively thick oxide (7.1 nm) here, since it gives
stable electron trapping in large quantities (- 1012 cm"). The uncertainty in the
lateral distribution of generated traps was removed by stressing devices uniformly.
Uniform stress can be achieved by either Fowler-Nordheim injection (FNI) [6] or
substrate hole/electron injection [7,18].
During the substrate hole injection (SRI), electron injection was negligible and
positive charges were built up through hole trapping, as is shown by symbol '<>' in
Figure 2. Generated electron traps are neutral during the stress, since there were no
electrons available for filling them. A subsequent electron injection was applied to
fill these traps (symbol 'x'). As a result, the trap filling process is separated from the
generation phase, allowing the investigation of trapping kinetics. We chose SHI for
creating electron traps in this section. Unless otherwise specified, SHI will be carried
out under an oxide field of Eox = -5 MV/cm, an n-well bias of 8.8 V and a p-substrate
bias of 9.8 V. The trap filling is carried out under Eox = +8 MV/cm with all other
terminals grounded.
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4.2.1. Effects of positive charges
After obtaining stable electron trapping and separating the trap filling from the
generation, a remaining obstacle for studying electron trapping kinetics is the
offsetting effects of positive charges. There are two ways for forming positive
charges in oxides: exposure to Hsat elevated temperature above 500°C [19] and hole
trapping [13-15,20]. For this section, the device was not exposed to H2 at such
temperature and only hole trapping is relevant.
4.2.1.1. Low stress level
When hole fluency during the SHI stress, ~, is relatively low (e.g. Qh < 1016
holes/cm'), hole trapping is dominated by as-grown hole traps. These hole traps are
pre-existed in the device after fabrication. After stopping hole injection and starting
electron injection, electron traps are filled and positive charges are neutralized, as
shown in Figure 2 & 3. When the electron fluency for filling, Qe, is below 1014
electrons/ern' approximately, Figure 3 shows that as-grown hole traps are not fully
neutralized and the measured Ne is the 'net' charge. This means that electron
trapping kinetics for acceptor-like traps cannot be unambiguously investigated in the
region of'Q, < 1014 electrons/ern'.
Earlier works [14,17,21] showed that the neutralization of as-grown hole traps was
completed when electron fluency reached the level of 1014 electrons/ern'.
Consequently, the electron trapping for Q, > 1014 electrons/em' is not affected by as-
grown hole trapping. As a result, only Ne measured at Qe > 1014 electrons/ern' will
be used for studying electron trapping kinetics. The impact of a lack of data for Q, <
1014 electrons/ern' will be discussed later in section 4.2.2.2.
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4.2.1.2. High stress level
Typical test results are given in Figure 4. As the stress level increases, more traps
were generated and the whole trapping curve moves up, when hole fluency, Qh, is
less than 1016 holes/cm2• When Qh rises further, however, the increase of trapping
disappears at relatively low Qe, although trapping is still clearly increased at higher
Q; This is because considerable amount of new hole traps were created at higher ~
[13-15,20]. Although as-grown hole traps have an energy level below the bottom
edge of silicon conduction band, some of the generated hole traps have energy levels
above it, as illustrated in Figure 5 [14,15,20]. Since the number of electrons in
silicon conduction band drops rapidly for higher energy level, the number of
electrons available for neutralizing these generated hole traps is less than that for as-
grown hole traps. As a result, it is more difficult of neutralizing these generated hole
traps and they are called as 'anti-neutralization positive charges (ANPC)' [14,15,20].
When Qe in Figure 4 is relatively low, the neutralization of ANPC is not completed
and the remaining positive ANPC brings down Ne through offsetting. As Qe
increases further, ANPC is gradually neutralized, which leads to higher Ne for higher
Qh. Since the ANPC has a substantial effect on the dynamic behavior of Ne, it is
essential to correct this effect, before the trapping kinetics of generated electron traps
can be investigated. A correction method is proposed below.
In Figure 6(a), a device was heavily stressed by SHI (symbol '0') with Qh= 1018
holes/cm', which created ANPC. After the stress, electrons were injected into the
oxide to fill the generated electron traps and neutralize positive charges and symbol
'6' represents the net charge density. This is followed by applying a negative gate
bias (symbol '0'), during which both filled electron traps and neutralized ANPC can
lose their electrons through electron tunneling to silicon, resulting in the drop of Ne.
Electron injection was then switched on again in an attempt to refill them (symbol
'x'). InFigure 6(b), the trapping density during the 1st and 2nd filling is compared. It
is obvious that the trapping during the 2nd filling failed to reach the same level as that
for the 1st filling. Recent work at this university [17] shows that this is because the
electron trap cannot recapture an electron, after detrapping through tunneling,
although the ANPC can [14,15,20]. To further illustrate the difference of generated
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electron traps and ANPC in refilling, the test procedure in Figure 6(a) was used
again, but the hole fluency was chosen to be sufficiently low this time that the
creation of ANPC is insignificant. With little ANPC, Figure 6(c) shows that the rise
of Ne during the 2nd filling is also insignificant. The nearly flat Ne (see the dashed
line) confirms that, after tunneling-induced detrapping, an electron trap cannot
capture an electron again. Consequently, the rise ofN, during the 2nd filling in Figure
6(b) can only originate from the re-neutralization of ANPC.
We are now in a position to correct the offsetting effect of positive charges on
electron trapping. The real level of electron trapping, Nee, can be found from,
(1)
where Ne is the net trapping and is directly measured. The key question is how to
estimate LlNp•As explained earlier, the rise of'N, during the 2nd filling in Figure 6(b)
originates from the re-neutralization of positive charges. As a result, the amount of
positive charges neutralized between a given Qe and the end of filling is,
Wp(Qe) = Ne(End o/2nd filling)-Ne(Qe o/2ndfilling) (2)
In another word, the un-neutralized positive charge at Q, is LlNp, as shown in Figure
6(b). Once LlNp is known, the real level of trapping can be found from equation (1)
and is plotted in Figure 6(b).
4.2.1.3. Support for the correction method
Recent work at this university shows that the ANPC is thermally unstable and can be
annealed at 150°C [14]. In Figure 7, two devices were subjected to the same stresses
with Qh = IOt7 holes/cm'. After filling the generated electron traps, one device was
exposed to lSO°C for 160 min to remove ANPC. A short hole injection (Qh = lOtS
boles/cm') was then used to empty electron traps still filled at the end of the thermal
exposure. This short hole injection is too low to recreate the ANPC [14,20]. When
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the traps were refilled (symbol 'x'), Ne was obviously enhanced at low Qe, but
remain essentially the same at the end of the filling. This supports our assumption
that positive ANPC lowers the measured Ne at low Q; As Qe increases, ANPC is
neutralized and Ne approaches the true level of electron trapping. The other devices
went through the test sequence shown in Figure 6(a) and the effect of positive
charges was corrected by the proposed method. Figure 7 compares the corrected
trapping density (symbol '.6.') with the measured Ne after annealing. The trapping
after correction for positive charges agrees well with the trapping after ANPC is
thermally annealed. This strongly supports the newly proposed correction method.
4.2.2. Trapping kinetics and trap properties
4.2.2.1. The first order model
After correcting the effect of positive charges on electron trapping, we are ready to
study the trapping kinetics of generated electron traps and assess trap properties. The
simplest model is the first order model with a single capture cross section, 0'. It can
be expressed as [6],
(3)
As the electron fluency, Qe, increases, this model predicts that trapping will saturate
at a level of Ns. Such saturation is indeed observed in Figure 8. However, the
correlation between the experimental data and equation (3) (dashed line) is poor. The
correlation can be improved (solid line) by assuming that there are two capture cross
sections for generated traps, namely,
(4)
The extracted capture cross sections are 0'1 = 1.1xlO-14 cm2 and 0'2 = 4.2xlO-16 cm2•
Here, the adjustable parameters have been increased from two (Ns and er)in equation
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(3) to four (NSI. cr., NS2, and cr2) in equation (4). As a result, the improved
correlation may simply result from this increase in adjustable parameters. Indeed,
one may say that an excellent agreement between experimental data and a model can
always be achieved if the model contains enough adjustable parameters. In fact, this
is where many researchers have their reservations about the validation of the first
order model. The use of two capture cross sections in equation (4) must be further
supported.
4.2.2.2. Support for the presence of two capture cross sections
After correcting the offset effect by positive charges, electron trapping post different
stress levels is plotted in Figure 9(a). When compared with the data before correction
in Figure 4, the trapping is higher over the whole range of Qe now for larger ~,
because a larger Qh generated more traps. Supports for the existence of two genuine
capture cross sections can be obtained by examining their dependence on stress
levels, as detailed below:
cn Different dependence of trap densities on stress levels
On one hand, if the two capture cross sections originated from the same defect, the
improved correlation would be an artifact, since there were no evidences for the
same defect possessing two well separated capture cross sections. On the other hand,
if we can show that these two capture cross sections originate from two different
defects, it will support the existence of two capture cross sections strongly.
When there are two different electron traps, it is possible that their densities can
change independently as stresses increase. Figure 9(b) shows that this is the case. As
stresses increase, the effective density of the larger trap (or: 10-13 - 10-14 cm'), NsI.
increases continuously. In contrast, the effective density of the smaller trap (cr2:10-15
- 10-16 cm'), NS2,clearly saturates. If they were from the same defect, they should
increase simultaneously, which is against Figure 9(b). Consequently, the results
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strongly support the presence of two different electron traps with well separated
capture cross sections.
(ii) Insensitivity of extracted capture cross sections to stress level
If there exist two capture cross sections, the same values should be observed at all
stress levels. Figure 9(c) shows that the two extracted capture cross sections are
indeed insensitive to stress levels, further supporting our claim.
(iii) Agreement with direct observations
Figure 9(a) shows that, after correcting the effects of positive charges, the curves are
nearly a parallel upward shift as stresses increase. This indicates that the increase in
trapping mainly occurs at low Qe, while the increase is insignificant for further
trapping as Qe becomes higher. To show this more clearly and to avoid curve fitting,
the Nee at Q, = 4x1014 electrons/em' and ~ec = Nee (Qe = 1017 cm-2) - Nee (4xl014
cm') are plotted in Figure 9(b). The former rises continuously and the latter clearly
saturates, indicating the presence of two different trapping processes. This behavior
agrees well with that of extracted trap densities.
Finally, it should be point out that the lack of data for Qe < 1014 electrons/em' will
affect the accuracy of extracted larger capture cross (0'1). This is because that its
filling partially occurs in the region of Q, < 1014 electrons/ern', where no reliable
data are available. However, Figure 9(a) shows that electron trapping at Qe = 1014
electrons/ern' is substantial and there is no doubt that some acceptor-like traps have
an effective physical size in the order of 10-13 - 10-14cm2• The order of magnitude of
0'1 will not be changed by the lack of data for Qe < 1014 electrons/emf. The
identification of such a large capture cross section for an acceptor-like electron trap
is an achievement of this work, since it can be often masked by the offsetting effect
of positive charges. Its large effective physical size and non-saturating nature
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indicate that it will play an important role in oxide breakdown and stress-induced
leakage current, which need further investigation.
4.3. Trapping kinetics of electron traps generated under FNI
Up to now, only electron traps created by substrate hole injection have been
investigated. During the real operation of MOSFETs and the time dependent
dielectric breakdown (TDDB) test, Fowler-NordheimlDirect Tunneling injection of
electrons occurs. It is widely believed that hydrogenous species are released by
electrons and hydrogen can create electron traps [22-25]. It is interesting and
important to investigate whether hydrogen and hole-induced electron traps have the
same properties.
4.3.1. Difficulties
There are two main difficulties for characterizing electron trapping after Fowler-
Nordheim injection. One of them is that, during Fowler-Nordheim injection,
electrons are continuously injected into the oxide. Generated traps can be filled
during the stress. Consequently, the generation phase is not clearly separated from
the filling process, which complicates the investigation of trapping kinetics. The
other difficulty is that the incomplete neutralization of positive charges under Eox=
+8 MY/cm. These problems will be addressed.
4.3.1.1. Positive charges formed during FNI
Figure 10 shows that, after a stress of Qinj = 1018 carriers/cm' under Eox= +11
MY/cm, Ne remains negative at the end of trap-filling period. This means that the
neutralization of positive charges under Eox= +8 MV/cm is incomplete when Q,
reached 1017 electrons/ern'. For longer stresses, Figure 11 shows Ne > O. This
positive Ne results from the increased creation of electron traps. However, it is not
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certain whether Ne is the real level of electron trapping or a net balance level with
the simultaneous presence of positive and negative charges. This is investigated next.
In Figure 12(a), a device was first heavily stressed with Qinj = 1.6xl02o carriers/cm'
under Eox = +11 MY fcm. The subsequent '1 st FNI filling' has little effect on the
trapping level, which will be addressed further in section 4.3.1.2. To study if there
are positive charges, the substrate hole injection is used and a hole fluency of 1016
cm-2 is sufficiently high to recharge neutralized positive charges and empty trapped
electrons, leading to Ne < 0 at the end of the SHI. When the trap-filling was restarted
(2nd FNI filling), it is clear that the trapping level does not reach that of '1 st FNI
filling'. This indicates that some positive charges can be neutralized under Eox = + 11
MY /cm, but cannot become neutral under Eox = +8 MY/cm at the end of filling
period. This amount of positive charges are shown as ~p(lI) in Figure 12(b).
To support the claim that ~p(l1) can be fully neutralized under Eox = +11 MY/cm,
the FNI at +l1MVfcm was switched on again. The symbol '+' in Figure 12(a) shows
that the positive charges are 'rapidly' neutralized and Ne now can reach its level of
'1 st FNI filling'. Figure 12(b) shows that an electron injection of 1019 cm-2 under + 11
MY/cm is needed to fully neutralize the positive charges. The increase of Ne
represented by the symbol '+' in Figure l2(a) & (b) is not caused by further electron
trap creation, since the injection level of 1019 carriers/cm' is insignificant after the
device was stressed with 1.6xl02o carriers/cm'.
In summary, it is found that the FNI induced positive charges are not fully
neutralized at the end of trap-filling period with an electron fluency of 1017 cm-2
under +8 MY/cm. These positive charges were only neutralized when electron
fluency reached 1019 cm-2 under +11 MY/cm. The Ne measured with Qinj 2: 1019
carriers/cm' under + 11 MYfcm represents the true level of electron trapping.
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4.3.1.2. Separation of trap creation from filling
After stressing under +11 MY/cm, Figure 11 shows that the filling curves under +8
MY/cm are almost flat, indicating that traps are filled already during the stress. This
is obviously not suitable for investigating the trapping kinetics. If hole injection is
used for emptying the filled traps, Figure 12 shows that the positive charges may not
be fully neutralized, complicating the analysis.
To overcome this difficulty, one can explore the difference in the rate for emptying
trapped electrons and recharging the neutralized positive charges. Since the former is
a Coulombic attractive process and the latter is not, there may be an hole fluency that
is high enough to empty the trapped electrons, but not enough for the recharge.
In Figure 12, the hole fluency used is 1016 cm". When it is reduced to 1013 holes/cm',
Figure l3(a) & (b) show that this hole fluency is high enough to empty trapped
electrons, so that Ne < 0 is reached. During the '2nd FNI filling', the level of N, is
approximately the same as that of '1st FNI filling', in contrast with Figure 12(a). It
confirms that the 'un-neutralizable' defects are not recharged when hole fluency is
limited to 1013 cm-2•This allows the separation of trap generation phase from the trap
filling.
4.3.2. Trapping kinetics
After the hole injection in Figure l3(a), the trapping kinetics can be analyzed by
using the method developed in the section 4.2.1.2. The same correction method is
used and Figure 13(c) shows the trapping level before and after the correction.
Figure 14(a) shows that the trapping after different level of stresses. When applying
the first order model with two capture cross sections, the extracted trapping densities
and capture cross sections are shown in Figure 14(b) & (c), respectively. Both trap
densities and capture cross sections generated by FNI behave similarly. to those
created by SHI. The two capture cross sections are again in the order of 10-13.... 10-14
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cm2 and 10-15 - 10-16 cm2• The generation of the smaller traps saturates, while the
creation of the larger traps does not.
To further compare the trapping kinetics of traps generated by SRI and FNI, Figure
15 plots them together. The trapping kinetics is essentially the same. These results
strongly indicate that the same types of traps are generated by FNI and SRI. Traps
generated by hydrogenous species and holes have the same electrical signature.
4.4. Trapping kinetics of electron traps generated in thick oxides
Up to now, only electron traps created in a 7.1 nm oxide were investigated. It will be
interesting to find out if the extracted capture cross sections are sensitive to oxide
thickness. If the properties of generated electron traps are insensitive to oxide
thickness, then above results should also be applicable for today's state of the art
oxides.
As pointed out earlier in section 4.1, for thin oxides « 3 nm), traps can be located
sufficiently close to the electrodes that trapped electrons can tunnel away, which
makes the trapping unstable, and adds difficulties to study trapping kinetics. As a
result, thinner oxides are unsuitable and thicker oxides have to be used.
In the following sections, the properties of generated electron traps are investigated
on 10.8 nm and 13.8 nm oxides.
4.4.1. Trapping kinetics
Figure 16 shows the generated electron traps after stressing a 13.8 nm oxide under-
11 MV/cm. The results are similar to those given in Figure 4 for a 7.1 nm oxide:
when the stress, Qinj, increases, the trapping level increases more at the end of trap-
filling than at the start of the filling. This indicates that positive charge correction is
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needed again. Figure 17(a) & (b) show the correction process and Figure 17(c) gives
the corrected results.
By applying the first order model to Figure 17(c), the extracted trap densities and
capture cross sections are given in Figure 18(a) & (b), respectively.
4.4.2. A comparison of traps generated in oxides of different thicknesses
The similarity of traps created in oxides of different thicknesses can be seen:
(i) The extracted capture cross sections are insensitive to the thickness. Figure 18(b) _..
shows that the two capture cross sections are again in the order of 10-13 ..... 10-14 cm2
and 10-15 .....10-16 cm2•
(ii) When stresses increase, the density of the smaller traps saturates, but the density
of the larger traps continuously build up.
Figure 19 compares the trapping kinetics of traps created in 7.1 nm and 13.8 nm. It is
clear that the two sets of data can be fitted with the same capture cross sections. This
strongly supports that the same traps were generated in Si02 of different thickness.
For the oxide breakdown, the most successful model is the percolation model [9]. It
assumes that electron traps are generated statistically randomly in the oxide layer. To
test this assumption, the volume density is plotted against stress levels for 7.1 nm,
10.8 nm and 13.8 nm oxides in Figure 20. The volume density is clearly insensitive
to the thickness, indicating a 'uniform' distribution of generated defects. A
statistically random generation at a microscopic scale will lead to a 'uniform'
distribution at a macroscopic scale. This result supports the assumption.
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4.5. Conclusions
To improve our understanding of generated electron traps, trapping kinetics is
investigated in this work. By stressing the oxide with substrate hole injection, the
generation phase is separated from the trap filling phase. The use of uniform stress
and filling removes the uncertainty in lateral distribution. The selection of relatively
thick Si02 layer allows the direct measurement of trapped electron density and the
uncertainty caused by the use of SILC is avoided. An achievement of this work is the
development of a new method, which successfully corrected the effect of anti-
neutralization positive charges (ANPC).
After the correction, electron capture cross section as large as 10-13 - 10-14 cm2 is
observed for generated acceptor-like electron traps. The filling kinetics follows the
first order model and there are two genuine and well separated capture cross sections.
The smaller capture cross section is in the region of 10-15 - 10-16 cm2• For the first
time, it is clearly shown that the density of the smaller trap saturates, while the
density of the larger trap does not.
It is found that the traps created by FNI are similar to those by SHI in terms of both
capture cross sections and the dependence of trap density on stress levels. This result
supports that the same types of traps were created under different stresses, and the
electrical signatures of traps were the same with or without hydrogen during the
generation.
It is also shown that the electrical signature of generated electron traps does not
depend on oxide thickness. The volume density is also insensitive to oxide thickness.
This is in agreement with early assumption that the generation is a statistically
random process. This work should provide useful information for modeling the SILC
and oxide breakdown in the future. For example, the continuous generation of the
larger traps implies that they will dominate the breakdown, while the saturation of
the smaller traps makes them less important
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Figure 1. Electron trapping density, Ne, during stresses under an oxide field of
+11 MV/cm. Ne is negative initially due to positive charge formation. As
electron traps are generated and filled, Ne becomes positive, representing net
negative charges. The trap generation and filling processes cannot be separated
here and the data cannot be used for studying the kinetics of trap filling.
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Figure 2. Typical test procedures. A device was stressed by substrate hole
injection (SHI, Oxide filed: Eox = -5 MV/cm, n-well bias: 8.8 V; p-substrate
bias: 9.8 V), during which positive charges were formed through hole trapping.
After SHI, electrons were injected into the oxide under Eox= +8 MY/cm for
filling the generated electron traps and neutralizing positive charges (symbol
symbol 'x'). IfEox = +8 MV/cm is applied to a fresh device (symbol '~'), there
is little trapping, indicating the trap generation by the filling step itself is
negligible.
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Figure 3. A device was stressed by SHI with a hole fluency of lOIS cm", At
low level of electron injection, Qe, during the filling, Ne was initially negative,
representing net positive charges. This is because neutralization of as-grown
hole traps was not completed until Q, reached 1014 cm", approximately. As a
result, data for Qe < 1014 cm-2 will not be used for studying trapping kinetics in
this work. To facilitate the measurement at low Qe, Eox = +6.5 MV/cm is used
here.
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Figure 4. Electron trapping after different stress levels by SHI. When hole
fluency, Qh, is less than 1016 cm', an increase in Qh leads to higher Ne over the
whole range of o; For Qh > 1016 cm-2, however, Ne increases at high Qe, but
this increase is suppressed at low Qe.
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Figure 5. Energy band diagram for anti-neutralization positive charges (ANPC).
ANPC has energy levels above the bottom edge of silicon conduction band.
The higher the energy level, the less electrons are available in silicon and the
more difficult for neutralizing a positive charge.
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Figure 6. A method for correcting the offset effect of anti-neutralization
positive charges (ANPC) on Ne. In (a), a device was heavily stressed by SHI
with Qh = 1018 hole/ern', which generated not only electron traps, but also
ANPC. During the following' l" FNI filling', electron traps captured electrons
and became negative and positive charges were neutralized. This led to the rise
of the net electron trapping (symbol '~'). A negative gate bias (Vg < 0, Eox =-5
MY /cm) was then applied. Under Vg < 0, both filled electron traps and
neutralized ANPC can lose their electrons through tunneling, which resulted in
the fall of N, (symbol '0'). When electron injection was resumed (the '2nd FNI
filling'), the detrapped electron traps cannot recapture electrons and the rise
represented by symbol 'x' is entirely from re-neutralizing ANPC. In (b), the
data represented by the symbols '~. and 'x' in (a) are re-plotted against Qe. At
a given level of Qe, the remaining positive ANPC is represented by mp. The
correct electron trapping level is the net trapping (symbol '~') plus ANp and is
shown as the symbol' 0'. In (c), the test procedure shown in (a) was used again,
but Qh was limited at 1015 hole/ern', which is sufficiently low that creation of
ANPC is not significant. (c) shows that the lack of ANPC leads to a nearly flat
Ne during the '2nd FNI filling'. The dashed line is a guide for the eye.
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Figure 7. Two devices were subjected to the same stress of Qh = 1017 cm-2.
After filling the traps (symbol '0'), one of them was annealed at 150°Cfor 160
min to remove the ANPC. After annealing ANPC, a short SRI (Qh = 1015cm")
was used to empty all electron traps, before they were refilled (symbol 'x').
The other device went through the test sequence shown in Figure 6(a) and the
effect of positive charges was corrected by following the method shown in
Figure 6(b). The corrected data are represented by symbol '~'. The good
agreement between the trapping after annealing ANPC and that after the
correction supports the correction method strongly.
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Figure 8. Trapping kinetics of electron traps generated by SHI with Qh = 1016
cm-2• The dashed and solid line was obtained by fitting the data with equation
(3) and (4), respectively. The two dotted lines show the contribution of traps
with large (0'1 = 1.1x10-14 cm2) and small (0'2 = 4.2x 10-16 ern') capture cross
sections.
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Figure 9. Supports for the presence of two capture cross sections. (a) The
corrected trapping, Nee, after different stress levels. The unit of Qh in the figure
is holes/cm'. The Nee at Qe = 4xlOl4 cm-2and the subsequent trapping, mee, is
marked out for Qh = 1018 holes/cm'. (b) The extracted NSI and NS2, together
with Nee (Qe = 4xlOl4 cm-2) and mee. The different dependence of'Ns, and NS2
on stresses indicates that they originate from two different defects. This
supports the presence of two capture cross sections strongly. (c) Shows that the
extracted two capture cross sections are insensitive to stress levels.
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Figure 10. A device was stressed under +11 MV/cm for Qinj = 1x1018
carriers/cm', then filled by +8 MV/cm at RT. Positive charges induced by +11
MV/cm, L\Np(11), cannot be fully neutralized. Ne remains negative after 1017 of
electron injection, which may suggest that L\Np(ll) have potentially a higher
energy level.
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Figure 11. After longer stresses under Eox = +11MV/cm, Ne becomes positive
(symbol 'x', '*', '0' and '+'). This positive Ne results from the increased
creation of electron traps. However, it is not certain whether Ne is the real level
of electron trapping or a net balance level with the simultaneous presence of
positive and negative charges.
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Figure 12. (a) A device was heavily stressed under +11 MV/cm (Qinj =
1.6xl020 carriers/cm', symbol '0'), then switched to +8 MV/cm (symbol 'x').
To study the positive charges formed during FNI + 11MV/cm, a SHI followed
to recharge neutralized positive charges and empty trapped electrons (Qh =
i-ro" holes/cm', symbol '0'). The trapping level of subsequent filling
(symbol '~') does not reach that of 1st FNI filling, due to recharged positive
charges cannot be neutralized under +8 MV/cm. FNI at +11 MV/cm was
switched on again to neutralize L\Np(l1) (Qinj = lx1019 carriers/cm', symbol
'+'), then switched to +8 MV /cm (symbol '0 '). (b) The good agreement
between symbol '0' and symbol 'x' confirms that L\Np(ll) can be effectively
neutralized after under 1019 of carriers injection under+ll MV/cm.
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Figure 13. (a) Typical experiment sequence of trapping kinetics analyses. A
device was stressed under +11 MV fcm (Qinj = 1x 1020 carriers/cm', symbol '0 '),
then switched to +8 MVfcm (symbol 'x'). Followed by 1 sec of SHI to empty
the filled electron traps (Qh = 7xl013 holes/cm', symbol '0') then refilled again
(symbol '0'). The negative gate bias (symbol '+') and subsequence electron
injection (symbol 'l::..') will allow us to correct ANPC offsetting effects on
trapping kinetics. (b) The 3rd filling (symbol 'l::..') reveals a non-negligible
amount of ANPC were created during the FNI stress. As a result, the 2nd filling
(symbol '0') cannot be used to study the electron trapping directly, the effects
of ANPC on trappings kinetics need to be corrected using equation (1) & (2). (c)
Symbol '.' is the trappings kinetics after ANPC correction.
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Figure 14. (a) Effects of ANPC on trappings kinetics were systematically
corrected using equation (1) & (2) for each trapping curve from Qinj = i-ro"
to 1x 1020 carriers/cm'. The curves are nearly a parallel upward shift as stresses
increase. (b) Similarly to SRI induced electron traps, FNI induce two different
electron traps with distinctively different density behavior as stresses increase.
The effective density of the smaller trap, N S2, saturates, while the larger trap,
NSb does not. (c) The two extracted capture cross sections are insensitive to all
stress levels, with the larger trap (0'1: 10-13 - 10-14cm2) and the smaller trap (0'2:
10-15 _ 10-16 cnr'),
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Figure 15. A companson of the dynamic filling behaviour. Symbol 'x'
represents traps created by FNI, symbol '0' are traps created by SHI. It is
apparent that the trapping kinetics is similar in these two cases. This strongly
suggest that the same types of traps are generated by FNI and SRI. Traps
generated by hydrogenous species and holes have the same electrical signature.
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Figure 16. Generated electron traps after stressing a 13.8 run oxide under -11
MV/cm. The solid arrow represents the increase of trapping at high Qe. while
the dashed arrow is a shift of the solid arrow to lower Qe. It is apparent that the
increase of trapping at high Qe is larger than the increase at relatively low Qe,
indicating the creation of ANPC.
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Figure 17. (a) The experiment sequence to determine ANPC effects on electron
trapping kinetics. A negative bias was applied (symbol 'D.') after the 1st FNI
filling. At the end of Vg < 0, electron injection was switched on again to re-
neutralize generated ANPC (symbol 'x'). (b) Symbol 'e' is after correcting
ANPC offsetting effects on electron trapping kinetics. (c) After correction, the
increase of trapping is similar over of the whole range of'Q, (the dashed arrow
is a shift of the solid arrow to lower Qe).
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Figure 18. (a). As stresses increase, the effective density of the larger trap (0'1:
10-13 - 10-14 cm2), NSb increases continuously, while the effective density of
the smaller trap (0'2: 10-15 - 10-16 cm2), NS2, tends to saturate. Different
generation tendencies are suggesting that two different types of electron traps
were created. (b) The two extracted capture cross sections are insensitive to
stress levels, which again support the existence of two different electron traps,
similarly as on 7.1 nm oxides.
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Figure 19. A comparison of electron traps generated in oxides of different
thickness. Ne was normalized against its saturation value. The two sets of data
can be fitted with the same capture cross sections (dashed line). This strongly
supports that the same traps were generated in Si02 of different thickness.
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Figure 20. Electron trap generation per volume density as a function of Qh. The
volume density is clearly insensitive to oxide thickness ranging from 7.1 nm to
13.8 nm. This indicates a 'uniform' distribution of generated defects, and
supports the percolation model for the oxide breakdown.
Chapter 5 -Negative Bias Temperature Instability -149-
5 Negative Bias Temperature Instability
5.1. Introduction
Positive charge formation in gate oxides is one of the earliest instabilities identified
for MOS devices [1-8]. For the sub 3 run oxide used in modem MOSFETs, it
together with the generation of interface states, is responsible for the negative bias
temperature instability (NBTI) [9-12]. As the oxide becomes thinner, NBTI and
positive charges become increasingly important, mainly because of two reasons.
First, for each new generation of CMOS process, both operation temperature and
electrical field increases. Second, to suppress boron penetration and increase the
dielectric constant, the nitrogen density in gate oxide is increasing rapidly. One
adverse effect of this increase in nitrogen density is a substantial enhancement of
NBTI and positive charge formation [11-17].
The NBTI is so severe now that it limits the lifetime of pMOSFETs and becomes a
pressing issue for the current CMOS industry [11,12,15-18]. This has motivated
intensive research on NBTI recently [11,12,15-18]. Despite these efforts, there are a
number of issues remaining to be solved.
One of these issues is the effect of measurement temperature on NBTI. Traditionally,
after stressed at elevated temperature, the device was cooled down and defects were
assessed at room temperature (RT) [3,19]. Recently, NBTI has often been measured
at stress temperature [16,20-22]. One advantage for measuring at stress temperature
is that it removes the cooling period and reduces the delay between the stress and
measurement. This delay can decrease NBTI considerably. For example, it was
reported that, when compared with the traditional transfer characteristics (TC)
method [23,24], threshold voltage shift, IIVt, could be one order of magnitude higher
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by using the 'On-The-Fly' measurement, where there was no delay between stress
and measurement [20]. The ~Vt measured at different temperatures is often used to
extract the activation energy of defect generation, but how the measurement
temperature affecting ~Vt was not addressed. New experimental findings will be
presented in this chapter to clarify the effect of measurement temperature on NBTI.
Additionally, for the positive charges formed during negative bias temperature stress
(NBTS), it is not known whether all positive charges are the same or more than one
type of positive charges are created. If more than one type of positive charges are
created, will they have the same dependence on NBTS conditions, such as stress
time and temperature? Moreover, we do not know if the positive charge formed
during NBTS is the same as the positive charge created during other types of
electrical stresses, such as the substrate hole injection [25-28]. Such issues will be
addressed.
5.2. Investigation of NBTI using traditional measurement method
In this section, the traditional transfer characteristics (TC) method is used to monitor
device degradation. The stress temperature is in the range of room temperature to
200°C, while the measurement temperature can be either the stress temperature or at
some value between the room and stress temperature. The typical gate bias is around
-3.17 V. The test follows the well-know 'stress-then-sense' procedure [29]. The
NBTS was interrupted at pre-specified time, to monitor the positive charges and
interface states. The interface states density is measured by using the subthreshold
swing technique [30-32], as shown in section 2.4.1.2. Positive charges were
measured from the gate voltage shift at the midgap point, where the contribution
from the interface states is negligible [7,33,34], with more details in section 2.4.2.2~
In this work, we follow the well-accepted practice by assuming that the charge
centroid is at the dielectric/substrate interface [25-28].
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5.2.1. Typical NBTI generation
Early works [1-3,12,19] reported at least three common features for NBTI. First,
NBTI originates from two types of defects: generated interface states and positive
charges [1-3,12,19]. Second, the build-up of NBTI follows a power law against
stress time at a given temperature [3,9,12,35]. Most of reported power factors are
within a narrow range between 0.2 and 0.3. Third, the number of positive charges
was found to be approximately the same as the number of created interface states
[3,10,19,36,37].
Before reporting new results and fmdings, the features mentioned are checked first
for our samples. Figure 1 shows that both positive charges (symbol '0') and
interface states (symbol 'x') were generated under a gate bias of -3.17 V and a
temperature of 100oe. Their build-up follows the expected power law and a power
factor of 0.26 can be extracted by fitting the generated positive charge. The density
of effective positive charges, ANOb obviously agrees well with that of generated
interface states, mit. As a result, the NBTI observed here has all the features
reported earlier.
5.2.2. Types of positive charges
Among the generated positive charges, are all positive charges the same or more than
one type of positive charges created? To answer this question, a device was first
subjected to NBTS at 1000e and the symbol '0' in Figure 2(a) shows the build-up of
positive charges. After a pre-specified time, the NBTS was stopped and 1.7xl017 cm"
2 of electrons were injected into the oxide under a positive gate bias (+6.5 MV/cm,
symbol '0 ') in an attempt to neutralize the positive charges. It is clear that
substantial amount of positive charges survived the neutralization. When a negative
and positive gate bias (IEoxl= 5 MV/cm) was alternately applied with all other
terminals grounded, part of positive charges could be repeatedly charged under Vg<
o and discharged under Vg> O.They will be referred to as 'cyclic positive charges
(CPC)" as indicated in Figure 2(a). Cl'C has similar charging and discharging rates.
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Figure 2(a) also shows that some positive charges are more difficult to neutralize and
they will be referred to as 'anti-neutralization positive charges (ANPC)'. As a result,
we can conclude that different types of positive charges are formed under NBTS.
To facilitate the comparison of positive charges formed under NBTS with that under .
other electrical stresses, Figure 2(b) shows the positive charge formed by the
substrate hole injection (SHI) [27]. Here, the test sequence is similar to that in Figure
2(a), but the stress was at room temperature. Holes were supplied by forward biasing
the pnjunction underneath a pMOSFET, accelerated in the space charge region, and
injected into the oxide [25-28]. The trapped positive charges were neutralized by an
electron injection under Eox= +8 MY/cm. When a negative and positive gate bias
(IEoxl = 5 MV/cm) was alternately applied with all other terminals grounded, the
behavior of the SHI induced positive charge is similar to that formed during NBTS.
Both ANPC and CPC can be clearly seen here as well.
Figure 2(a) & (b) show that the level of positive charging achieved under Vg< 0 is
well short of that reached during the NBTS or SHI. This means that, after
neutralization, some defects cannot be positively recharged under Vg < 0 without
hole injection. In reference 27, it has been shown that they were as-grown hole traps,
while both ANPC and Cl'C was the generated hole trap.
In summary, the behavior of positive charges formed under NBTS is similar to that
induced by SHI. This similarity suggests that positive charges formed under different
stresses have common origins, which are determined by the nature of materials used
in the testing sample. Apart from as-grown hole traps, two different types of positive
charges, ANPe and CPC, can be generated. After neutralization, as-grown hole traps
cannot be positively charged under Vg< 0 without hole injection, while both ANPe
and Cl'C can [27,28]. Under the same magnitude of oxide field, the charging rate of
Cl'C under Vg< 0 is similar to the discharging rate under Vg > O. In contrast, the
neutralization of ANPe is more difficult. More results will be given in the following
sections to support the separation of ANPe from CPC.
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5.2.3. Effects of experimental parameters on generated positive charges
5.2.3.1. Stress time
Figure 3 shows two devices subjected to NBTS at 2000e for different stress time,
with symbol '.' stressed for 760 sec, and symbol '0' stressed for only 10 sec. After
stresses, both devices were cooled down to room temperature. Some charges could
be lost during this cooling period of 4 min. A short NBTS was resumed at room
temperature in an attempt to regain some of the lost charges. Afterwards, a negative
and positive gate bias (IEoxl= 5 MV/cm) was alternately applied with all other
terminals grounded. Firstly, the amount of Cl'C generated on both devices is similar,
as pointed out by arrows labeled A. This suggests that Cl'C is pre-determined during
the device fabrication process. Once all the defects are consummated, Cl'C would no
longer respond to stress time. Secondly, ANPe generation is clearly stress time
dependent, as pointed out by arrows labeled B. Longer stress time leads to greater
generation of ANPe, in contrast with Cf'C.
Figure 4(a) shows the dependence of ANPe and Cf'C on the NBTS time at 100oe.
Although Cl'C can be higher than ANPe initially, ANPe overtakes Cl'C at longer
stress time. It is obvious that ANPe increases continuously, but Cl'C saturates as the
stress time becomes longer. This conftrms that there is only limited number of
defects convertible into Cf'C, while such limitation was not observed for ANPe.
ANPe and Cl'C must originate from different types of defects, therefore. Although
Figure I shows that the density of total positive charges, L\Noh increases
continuously with NBTS time, one components of L\Nob Cl'C, saturates.
As a comparison, Figure 4(b) shows the dependence of ANPe and Cl'C on the hole
fluency, Qh, during SHI. Here, an increase of stress time leads to higher hole fluency.
The Cl'C saturates again, but ANPe does not. The similar dependence on stress
levels supports our early suggestion that positive charges formed under different
stresses have common origins.
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In Figure 1, the build-up of positive charges clearly does not saturate, and follows a
power factor of 0.26 against stress time. Among the generated positive charges,
ANPC is the one with continuous generation characteristics, as shown in Figure 4(a).
If ANPC is the main component responsible for positive charges generated during
NBTS, one would expect its generation also follows a power factor within a range
between 0.2 and 0.3. In Figure 5, ANPC generation is plotted in a log-log scale.
After fitting the data, a power factor of 0.25 can be extracted. The similar power
factor suggests that the build-up of positive charges during a long NBTS (> 100 sec)
is dominated by ANPC generation.
5.2.3.2. Thermal stability
Next, we compared the annealing behavior of ANPC and CPC at different
temperatures. After NBTS at 100oe, the device was cooled down, and ANPC and
Cl'C were measured at room temperature. Afterwards, the device was exposed to
elevated temperatures from 100°C to 2000e with all terminals floating. After the
exposure, the device was again cooled down, so the annealing behavior of ANPC
and Cl'C can be monitored at room temperature. Figure 6(a) shows that Cl'C remain
stable throughout the annealing, while ANPC reduced considerably after temperature
increased. InFigure 6(b), the annealing behavior of ANPC generated under NBTS is
compared with ANPC generated under SHI. In both case, ANPC was normalized
against initial value before annealing. The similar dependence of ANPC on
annealing temperature further supports our early suggestion that positive charges
formed under different stresses have common origins.
5.2.3.3. Stress temperature
Figure 7(a), (b), and (c) show the dependence of mOh ANPe and Cl'C on stress
temperature, respectively. The measurement temperature was the same as the stress
temperature. Once again, CPC will saturate and the saturation level is insensitive to
stress temperature. This reinforces our statement that the level of Cl'C is limited by
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the number of defects available. However, both ANPC and the total charge density,
~NOhbehave differently.
When the temperature increases from 100°C to 150°C, ~ot and ANPC rise
substantially, because the NBTI is a thermally accelerated process. Based on this,
one would expect that there should be a clear increase of ~ot and ANPC, when the
temperature rose from 25°C to 100°C. However, Figure 7(a) & (b) show that they are
actually insensitive to temperature in this range. Unlike CPC, this insensitivity to
temperature cannot be explained by the limitation of defects, since both ~ot and
ANPC can rise further for higher temperature (e.g. 150°C). This issue will be
examined in details in the next section.
5.2.4. Effects of measurement temperature
5.2.4.1. On ANPC and CPC
Previous work at this university [27,28] showed that ANPC generated by SHI had an
energy level above the bottom edge of silicon conduction band, when positively
charged. This makes its neutralization a thermally activated process, as illustrated in
Figure 8. A higher temperature will increase the number of electrons in the higher
level of silicon conduction band, allowing them to reach and recombine with the
positive ANPC. In contrast, the positive CPC has an energy level close to the bottom
edge of silicon conduction band, so that its neutralization is not sensitive to
temperature, as shown in Figure 9.
In previous sections, we have proposed that the ANPC created by NBTS is the same
as that generated by SHI. Consequently, the neutralization of NBTS induced ANPC
should be a thermally activated process as well. This is confirmed by Figure 10.
After NBTS at 100°C, ANPC was first measured at the stress temperature. We then
increased the temperature to 150°C. As expected, the measured ANPC is clearly
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reduced because of the increased neutralization at 150°C. Similar to the SRI induced
CPC, the NBTS created CPC is also insensitive to the measurement temperature.
To further confirm that the ANPC reduction at higher measurement temperature is
indeed caused by measurement temperature effect, but not from ANPC annealing
effect, the following experiment was carried out. A device was heavily stressed
under NBTS at 200°C for 500 sec. A large amount of ANPC was created. After the
stress, the device was cooled down to room temperature, ANPC and CPC were
measured, symbol '0' in Figure Il(a). The measurement temperature was then
raised to 150°C, ANPC and CPC were measured again (symbol '0'). As expected,
CPC is insensitive to measurement temperature, but ANPC reduces substantially as
measurement temperature increases. Figure U(b) shows that when measurement
temperature was lowered to 100°C, larger ANPC was measured compared to 150°C.
More and more ANPC could be measured as measurement temperature drops further.
This confirms that ANPC is highly dependent on the measurement temperature.
Lower measurement temperature will reveal larger amount of ANPC.
The reduction of ANPC at higher measurement temperature could explain the
'insensitivity' of ANPC to the temperature in the range of 25°C to 100°C observed in
\
Figure 7(b). As commonly used in NBTS tests [21,38,39], measurements in Figure
7(b) were carried out at the stress temperature. An increase of temperature from 25°C
to 100°Chas two opposite effects on ANPC. On one hand, it enhances the generation
of ANPC. On the other hand, it accelerates its neutralization. The 'insensitivity' of
ANPC to temperature between 25°C and 100°C result from the balance of these two
competing processes.
5.2.4.2. On effective charge density and interface states
If the above explanation is correct, for a given number of defects, one can predict
that more positive charges will be measured at lower temperature. To testify this
prediction, one device was stressed at 200°C. The effective charge density, mOl. was
measured first at 200°C and then at 25°C. The results are presented by the Ist two '0'
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symbols from the left of Figure 12. Although a small increase can be seen when
measurement temperature drops from 200°C to 25°C, the change is hardly significant,
when compared with that suggested by Figure 11(b), where measurement
temperature only varied between 25°C and 150°C. Indeed, one may say that the AN'ot
is again insensitive to measurement temperature here.
To explain this newly found insensitivity, we measured the AN'ot when the
measurement temperature was increased from 25°C to 200°C. Figure 12 clearly
shows that there is a monotonic reduction of AN'ot as measurement temperature
increases. When the measurement temperature returned to 200°C, the AN'ot became
obviously smaller than that recorded at the same temperature earlier (the 1st '0' from
the left), as pointed out by the arrow. There is little doubt that some positive charges
were annealed out, as shown in Figure 6(a). The question is how much the decrease
of AN'ot in Figure 12 is caused by annealing and how much of it originates from the
raise of measurement temperature.
To answer the above question, an annealing experiment was carried out and the
result is given in Figure 13(a) and (b). Here, a device was first stressed at 200°C
under a gate bias of Vg = -3.17 V. The Vg was then set to zero and the annealing was
monitored against time at 200°C. As expected, the AN'ot was indeed unstable and
dropped rapidly at the beginning of Vg = 0 V period. As the time increases beyond
20 sec, however, Figure 13(a) shows that AN'ot does not appear dropping further. To
confirm that the AN'ot is indeed steady now, AN'ot is also plotted against logarithmic
time in Figure 13(b). As one can see, AN'ot is stabilized at longer time.
The annealing behavior shown in Figure 13(a) and (b) can be used to explain the
anomalous temperature dependence in Figure 12. After stressed and measured at
200°C, the sample was at 200°C without bias for at least 30 sec, for lifting probes
and taking the sample off the 200°C probe station. This time is longer than that
needed for the annealing process, as shown in Figure 13(a) and (b). As a result, at
25°C, we only measured the thermally stable part of AN'ot. It happens that an increase
of the stable part of ANot at 25°C largely compensates the annealing effects. As a
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result, the 'insensitivity' to temperature when it dropped from 200°C to 25°C in
Figure 12 is an artifact.
According to the above explanation, the number of defects responsible for positive
charges has been stabilized from the z= measurement point onward in Figure 12. As
temperature rises from 25°C back to 200°C, the reduction of ~ot must originate
from the effects of measurement temperature. To ensure that further annealing is
negligible, we measured ~ot at 25°C again after the temperature returned to 200°C.
Figure 12 confirms that the ~ot is essentially the same as that measured for the 1st
time at 25°C.
The annealing behavior of interface states, MJit, is shown in Figure 13(c). It is
apparent that little annealing of ~Dit occurred during the Vg = 0 V period, similar to
results reported by Huard et al [17]. This explains why similar ~Dit was observed in
Figure 12. In Figure 14, generated defect were normalized against their maximum
value, with sympol '0' represents the generation of positive charges, and symbol '0'
represents the generation of interface states. It can be seen that when Vg was set to
zero, the annealing of interface states (symbol '+') is significantly less than that of
positive charges (symbol 'x'). The annealing is mainly dominated by positive
charges. Once stabilized, Figure 12 shows that ~ot is highly sensitive to
measurement temperature, but MJit is not.
5.2.5. Dynamic NBTI
The dynamic behavior of defects created at different temperatures, but measured at
the same temperature is compared next.
5.2.5.1. The same NBTS time
Two devices were subjected to NBTS for 13 hours: one at 2SoCand the other one at
100°C, as shown in Figure IS(a). Similar to Figure 7(a), ~ot appears insensitive to
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temperature within this range. After NBTS, the device stressed at elevated
temperature was allowed to cool down to room temperature. Then, both devices went
through a cycle of positive and negative gate biases (IEoxl = 5 MV/cm) with all other
terminals grounded. Unlike Figure 7(b), where ANPC was measured at stress
temperature, the arrow 'A' in Figure 15(b) points out significant increase of ANPC
generation after NBTS at 100°C. This result suggests that ANPC is a thermally
accelerated component generated under NBTS, even within the stress temperature
range of 25°C to 100°C.
It has been shown earlier that ~ot during NBTS has three components: as-grown
hole traps, CPC and ANPC. ANPC is the only thermally accelerated component, and
it is expected that the increase of ANPC is also reflected on ~ot. However, Figure
15(b) shows that due to the measurement temperature effect, the difference in ~ot
(arrow 'B') is obviously smaller than the increase of ANPC (arrow 'A'). For a given
number of defects, Figure 12 showed that less ~ot could be measured at higher
temperature. If one assumes that the ratio between ~ot measured at 25°C and 100°C
is a constant, regardless of the generation level, one could use this ratio to correct
ANot measured at 100°C. In Figure 15(c), every data measured at 100°C were
corrected to 25°C using a fixed ratio of 1.3 obtained from Figure 12. It is apparent
that after correction, the difference in ~ot (arrow 'B') is similar to the increase of
ANPC (arrow 'A'). This further supports that ANPC is the only thermally enhanced
component.
5.2.5.2. The same positive charge generation
One may not be convinced that the increase of ANPC (arrow 'A') observed in Figure
15(b) is entirely thermally accelerated, as larger ~ot was measured at the end of
NBTS at 100°C (arrow 'B'). Another experiment was carried out, where NBTS at
100°C was interrupted as soon as ~ot reached the level of NBTS at 25°C. Again,
when measured at stress temperature, ANot is 'insensitive' within this temperature
range, as shown in Figure 16(a). After NBTS, the device stressed at elevated
temperature was allowed to cool down to room temperature. Then, both devices went
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through a cycle of positive and negative gate biases (IEoxl= 5 MV/cm) with all other
terminals grounded. Despite having shorter NBTS time at 100°C, the arrow 'A' in
Figure 16(b) clearly indicates an obvious increase of ANPC post 100°C NBTS, while
ANol were similar at the end of NBTS. Similarly to Figure 15(c), every data
measured at 100°C in Figure 16(b) were corrected to 25°C using a fixed ratio of 1.3.
The result is given in Figure 16(c). Again, the increase of ANPC (arrow 'A') is
approximately the same as the difference in ANot after correction (arrow 'B'). This
strongly supports previous claim that only ANPC generation is thermally enhanced.
5.2.6. Implications to NBTI tests
We now explore the implication of our results to NBTI tests. Five points are worth of
mentioning. Firstly, although positive charges recorded at stress and room
temperature may appear similar, Figure 12 shows that it is misleading for suggesting
that positive charges are insensitive to measurement temperature.
Secondly, the real density of defects responsible for positive charges can be
underestimated at either stress [21,38,39] or room temperature [3,19,35,37,40]. At
stress temperature, a higher temperature always enhances the neutralization of
ANPC.
Thirdly, based on the 2nd point, any thermal activation energy extracted from NBTS
at different temperatures will not result from a single physical process. Care should
be exercised on its interpretation.
Fourthly, it was reported that approximately the same number of positive charges
and interface states were generated by NBTS. This is also observed in Figure 1.
However, ANol is clearly sensitive to measurement temperature, while the symbol 'x'
in Figure 12 shows that mit is not. Although it is difficult for believing the good
agreement between ANot and ~Dit shown in Figure 1 is a coincidence, present results
at least suggest that it is questionable.
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Finally, for a grven number of defects, since positive charges change with
temperature, it introduces a temperature-dependent instability of threshold voltage
for MOSFETs.
5.2.7. Conclusions
In this section, positive charges formed under negative bias temperature stress
(NBTS) are investigated. Efforts were made to identify the types of positive charges
and their dependence on stress conditions. It is found that NBTS could generate both
anti-neutralization positive charges (ANPe) and cyclic positive charges (Cl'C).
While Cf'C has similar charging and discharging rates, ANPe is more difficult to
neutralize. As stress time or temperature increases, Cl'C saturates, but ANPe does
not. This suggests that they have different origins. Both NBTS induced Cl'C and
ANPe behave similarly to those created by substrate hole injection.
Effects of measurement temperature on positive charges were studied in details. It is
found that, for a given number of defects, an increase of temperature leads to lower
positive charges. Although Cl'C is insensitive to the measurement temperature,
higher temperature enhances the neutralization of ANPC. Parts of NBTS induced
positive charges are thermally unstable and can be annealed at stress temperature.
When cooled for measurement at room temperature, some positive charges were lost.
As a result, the density of defects responsible for positive charges is generally
underestimated when measured at either stress or room temperature. The implication
to NBTI tests is explored. For a given number of defects, the variation of positive
charges with temperature results in a temperature-dependent instability of threshold
voltage.
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5.3. Investigation of NBTI using 'On- The-Fly' measurement
method
Despite the fact that, recently, NBTI has often been measured at stress temperature
[21,38,39] to remove the cooling period and reduces the delay between the stress and
measurement, it has been shown that the standard Il.Vt measurement leads to a large
recovery, proportional to the time spent between the stress and measurement [21].
This effect reduces the relevance of !1Vt as a parameter to quantify the degradation.
In this context, a new 'On-The-Fly' measurement technique has been proposed [20]
to avoid the recovery between the stress and measurement.
In this section, the 'On-The-Fly' measurement method is used to monitor device
degradation. The stress temperature is in the range of room temperature to 200°C,
while the measurement temperature can be either the stress temperature or room
temperature. The typical gate bias is -3.17 V. !1Vt is obtained by monitoring the drain
current degradation and transconductance variation [20]. Further information about
'On-The-Fly' method can be found in section 2.4.3.
5.3.1. Main differences between 'On- The-Fly' and traditional measurements
Three important differences have been observed:
(i) It has been reported that with the 'On-The-Fly' measurement method, Il.Vt can be
over one order of magnitude higher than the !1Vt by the traditional transfer
characteristics (TC) method [20]. This phenomenon is also observed on the current
testing sample. Figure 17 shows that the !1Vt measured by the 'On- The-Fly' method
is indeed over one order of magnitude higher than the Il.Vt measured by the
traditional TC method, resulting from the elimination ofNBTI recovery.
(ii) When temperature changes from room temperature to 200°C. The Il.Vt measured
by the 'On-The-Fly' method only changes modestly with temperature, as shown in
Figure 18. This is in agreement with the small activation energy (0.03 eV) obtained
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in early work [20]. Consequently, this can easily lead to the assumption that the
defect generation during NBTS is insensitive to temperature, which is against the
results obtained by using the traditional method. In the following sections, it will be
shown that this assumption is not correct.
(iii) The time dependence of degradation is given in Figure 19. After eliminating the
recovery between stress and measurement, !lVt no longer follows the often quoted
power factor of 0.25. Now the power factor varies from 0.48 to 0.17 between the
measurement range of 2 ms to 1000 sec. This power factor variation has also been
reported by other researchers [41,42]. It is suggested that the power factor of 0.25
was obtained with measurement interruptions. Consequently, the degradation is the
net result of defect generation and recovery, and do not represent the whole
degradation process.
5.3.2. Estimation of NBTI induced effective mobility variation
When compared with the !lVt measured by the traditional method, the one order of
magnitude increase of !lVt measured by the 'On-The-Fly' method is surprisingly
large. Care must be exercised to ensure that this large increase is not an artifact.
Apart from threshold voltage shift, stresses will also induce a degradation of low
field carrier mobility [43]. For the traditional technique, !lVt was monitored at the
threshold condition and the number of holes in the p-channel is negligible. The
impact of mobility variation on !lVt is insignificant. For the 'On-The-Fly' technique,
the !lVt was monitored at the stress voltage. The pMOSFET was in strong inversion
when stressed at a voltage such as Vg = -3.17 V and there were a large amount of
holes in the p-channel. The impact of mobility variation on !lVt can be substantial.
From the equations given in the section 2.4.3, it is not explicit whether the effect of
mobility variation on !lVt has been taken into account for the 'On-The-Fly'
technique. This uncertainty is addressed in the following.
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For the 'On-The-Fly' measurement, Vd was set at -0.025 V and IVdl« IVg - VII. This
allows the use of the following equation:
(1)
W
Where A = C . -. Vd
ox L
From equation (1), one can obtain,
(2)
For the 'On- The-Fly' technique, the time is divided into small steps. In this sense, it
mimics the typical numerical simulation.
With numerical approximation, one can have,
si, ( ) IIp Il(Vg -v,)
-Il-t ~ A· Vg - V, . -Il-t + A • u- __:""":::"'Il-t__;_ (3)
or
(4)
It is clear that both mobility variation and a shift of (Vg - VI) can change Lt.
If one assumes,
.h = A . (vg - v,)·Il,u (5)
(6)
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and,
(7)
where a. can be a function of J..l, (Vg - Vt), and time.
Equation (4) becomes,
Md =I. + 12
=oTc+L
={a+l)·/2
=(a+l).A.,u.t1(vg -v,) (8)
Within the accuracy of numerical evaluation, one can make the following
approximations: within one time step, ~t, between two measurement points, the
relation between t1Id and t1(V g - Vt) is approximately linear. This is to assume (a. +
1) . A . J..l ~ constant within a time step, which is a standard practice for numerical
simulation.
The question is how to evaluate (a. + 1) . A • J..l. The 'On-The-Fly' technique
imposes a change of Vg by ± DV at a given time, and measure the corresponding
change in ~. This leads to,
(9)
with a corresponding change in Id by
(10)
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The trans-conductance at a given time is,
(11)
From equations (8) and (9), one has,
(12)
It is worth of pointing out that gm is evaluated 'locally' for each time point and it has
not been assumed that ~ is a constant during NBTI.
During the NBTI, Vg is a constant. Between two neighboring measurement points, (n
- 1) and (n), we have,
(13)
where 'n' indicates the change is for one time step between the point (n - 1) and (n).
From equations (12) and (13), we have,
Id(n)-IAn-l)
= [gm(n)+gm(n-l)l!2
(14)
gmis assumed to be [gm(n) + gm(n -1)l!2 for each time step.
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The accumulative shift of threshold voltage is,
N I (n)-I (n-I)~ V,(accumulative) ~ -L d d
n=1 [gm(n)+ gm(n-l)Y2
(15)
This is the equation (15) in section 2.4.3.
Ifmobility variation were neglected, a. = 0 would be required according to equations
(4) - (7). It should be emphasized that the 'On-The-Fly' technique did not assume a
= 0 and the mobility variation with time has been taken into account when evaluating
~Vt through measuring gmat each point in time. Ifa = 0 were assumed, equation (12)
leads to gm= A . J,l, which is not valid under the present test conditions.
To evaluate the variation of mobility during NBTI, from equations (1) and (4), one
has,
(16)
and
(17)
The accumulative mobility variation is,
~fl( accumulative) ~ _:t~fl( n)
flo n=1 Po
(18)
Under the typical test conditions used in this project, the relative change of drain
current, threshold voltage, and the effective mobility are given in Figures 20(a) - (c),
respectively. The ~Vt/(V g - Vt) is over 20%, corresponding to a shift of Vt larger
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than O.5V. This only leads to a few percent degradation of drain current, because the
effective mobility at the stress voltage actually increased.
During stresses, it is generally accepted that carrier mobility will degrade. This
appears contradicting the mobility increase observed in Figure 20(c) and an
explanation must be given. It should be point out that the 'effective mobility', u, in
Figure 20(c) is different from the low field mobility, Jl(LF). The relation between
these two can be expressed as [44],
P(LF)P = --.....,....-~::::.....:...---
1+ 0 .(V - V. _!.. V )
g t 2 d
(19)
The mobility degradation reported by early works [9,43] is for the J.l(LF). Under our
test condition, there is little doubt that J.l(LF) is also degraded. To show this
degradation, the Id - Vg before and after a typical NBTS is plotted in Figure 21(a)
and the corresponding trans-conductance is given in Figure 21 (b). At low IV gl,
gm ~A • J.l ~ A . J.l(LF). It is clear that stress reduces the maximum gm, indicates a
degradation of J.l(LF).
As IVgl increases, the effective mobility reduces, leading to a reduction of gm. After
the stress, the Id - Vg is shifted toward higher IVgl. Figure 21(b) shows that the gm at
a given IVgl = 3.17 V actually increases. As a result, the reduction of effective IVgl
over-compensates the degradation of J.l(LF), leading to an increase in the effective
mobility at a given stress voltage.
5.3.3. Effects of measurement temperature
There are two possible scenarios for the weak dependence of NBTI induced !1v, on
temperature shown in Figure 18. First, NBTI induced defect generation is indeed
insensitive to temperature. Second, the generated defects have a weaker impact at
elevated temperature. That means when temperature increases, the generated defect
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density increases as well. However, due to higher measurement temperature, their
effects on t"Vt become smaller. As a result, these effects will balance each other out,
and give us the impression of insensitivity. In the following, it will be shown that the
latter scenario is correct.
In Figure 22, a device was first stressed at 200°C (symbol '0'). The device was then
allowed to cool down to room temperature. Some charges were inevitably lost during
this cooling period of 4 min. When t"v, was measured after cooling, one would
expect a smaller t"Vt. The symbol '0' in Figure 22, however, shows that t"Vt
measured at room temperature is actually higher. There can be two possible
explanations for the higher t"Vt. First, the number of defects is increased at room
temperature. Second, for a given number of defects, their effects on t"Vt are
temperature dependent. This is based on the observation in section 5.2 that the
charging of some defects can increase for lower temperature. To test these
explanations, temperature was raised back to 200°C and t"Vt was measured again
(symbol '~'). t"Vt was much lower initially, because the gate was floating and some
charges were lost during the warming up period of 4 min. As the stress time
increases, t"Vt rose, but the point 'B' clearly failed to reach the level achieved at
room temperature (point 'A'). Since t"Vt recorded at 200°C on both sides of the room
temperature measurement is smaller than t"Vt at room temperature, it is strongly
against the explanation that the higher t"Vt at room temperature was caused by a
larger number of defects. In conclusion, like the t"v, measured by the traditional
method, for a given number of defects, the lower the temperature, the higher the
'On-The-Fly' sv,becomes [27,28,45].
By using the test procedure shown in Figure 22, the points 'A' and 'B' in Figure 22
after different NBTS time were obtained and plotted against NBTS time in Figure 23.
The difference between the curves 'A' and 'B' in Figure 23 is caused by different
measurement temperatures. Figure 23 also compares 'A' with the t"Vt stressed and
measured at room temperature (symbol '0'). The difference between the 'A' and
symbol '0' shows the 'real' effect of stress temperature on defect creation. It is
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obvious that these differences are negligible at short stress time, but becomes
substantial as stress time increases, which will be addressed in section 5.3.4.
To examine the defects responsible for the AVt measured 'On-The-Fly', v,» 0 (Eox
= +5 MY/cm) and Vg < 0 (Eox = -5 MY/cm) was alternately applied after a typical
NBTS in Figure 24. Similar to the AVt measured by the traditional method and
shown in Figure 2, AVt(On- The-Fly) also consists of three components: as-grown
hole trapping, cyclic positive charges (CPC), and anti-neutralization positive charges
(ANPC).
To further compare the defects measured by the two different techniques, two tests
were carried out. In the first test, the impact of measurement temperature on different
defects measured by the 'On-The-Fly' technique is studied. In Figure 25, two
devices were stressed under the same Vg for the same time, one at 200°C and the
other at room temperature. The defects were then measured at room temperature for
both devices. It is obvious that the CPC in these two devices are similar, but ANPC
is significantly higher for the device stressed at 200°C. Moreover, the difference in
ANPC (the arrow marked as 'B') is approximately the same as the difference in the
total AVt (the arrow marked as 'A'). This means that only ANPC creation is
thermally accelerated. Both CPC and as-grown hole trapping is insensitive to
temperature, in agreement with the observation when the traditional technique is
used.
In the second test, the thermal stability of created defects is explored. A device was
first stressed at room temperature (Vg = -3.17 V) for overnight. It was then exposed
to elevated temperature for a fixed time of 800 sec. The impact of this exposure on
AVt, Cl'C and ANPC is shown in Figure 26(a) & (b). It is clear that CPC is stable,
while ANPC can be annealed. This is again in agreement with the observation based
on the traditional measurement. In conclusion, although the AVt measured 'On- The-
Fly' is over one order of magnitude higher, the electrical signatures of defects
involved are the same. This implies that the same types of defects are responsible for
the AVt measured by both the traditional and the 'On-The-Fly' methods.
Chapter 5 -Negative Bias Temperature Instability - 171-
5.3.4. Effects of stress time
Figure 23 shows that the impact of measurement temperature on 11Vt is negligible at
short stress time « 10 sec), but becomes increasingly important at longer stress time.
It is possible that this is because different types of defects dominate !lVt at different
stress time. Supporting evidence for this explanation will be presented below.
Since ANPC is the only defect where charging is sensitive to temperature, it is
reasonable to assume that at short stress time, the as-grown hole traps and CPC are
the dominant defects, leading to the insensitiveness to the measurement temperature
in Figure 23. In Figure 27, the 'recoverable' part of 11Vt is compared for two devices.
One was stressed for only lOsee, where the impact of measurement temperature is
negligible. The other was stressed for 570 sec, where the impact of measurement
temperature is substantial. Figure 27 shows that the recoverable part dominates 11Vt
after 10 sec stress. The recoverable part is the sum of CPC and as-grown hole
trapping (see Figure 24). Since both of CPC and as-grown hole trapping is not
sensitive to the measurement temperature, it explains the insensitiveness of 11Vt to
temperature at short stress time.
After a 570 sec stress, Figure 27(a) & (b) show that the recoverable part remains
essentially the same as that after a 10 sec stress, but the ANPC is substantially
increased. This confirms that ANPC is responsible for the observed effects of
measurement temperature on !lVt•
The measurement in Figure 27(a) & (b) was carried out at the stress temperature.
Figure 28(a) - (c) show that if the comparison after a short and long stress was based
on the measurement at room temperature. The difference in ANPC in these two cases
is even larger.
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5.3.5. Effects of stress voltage
Up to now, the stress voltage used is Vg = -3.17 V, corresponding to an oxide field of
-11 MY/cm. This is much higher than normal operation voltage. The question is
whether the same types of defects will be created at lower voltage.
Figure 29 compares the effects of measurement temperature on ~Vt after stressed at -
11 MV/cm and -8 MY/cm. Unlike the -11 MY/cm case, the impact of measurement
temperature is negligible when stressed at -8 MV/cm. This is because ANPC
generation is sensitive to the voltage level during NBTS. Figure 30(a) & (b) show
that ANPC reduces significantly at -8 MY/cm, but CPC is hardly changed.
One question is whether the impact of measurement temperature shown in Figure 22
on ~Vt can ever be observed when stressed at -8 MY/cm. In another word, under-8
MY/cm, can sufficient ANPC be created to make the effects of measurement
temperature clearly observable? When the stress time at -8 MV /cm is increased to
75000 sec, Figure 31(a) & (b) show that ANPC is increased to a level high enough
that the impact of measurement temperature on ~Vt becomes obvious. We conclude
that the same types of defects are created at different gate biases.
5.3.6. As-grown hole traps in thin dielectric
For the ~Vt measured by the 'On- The-Fly' method, the results presented in sections
5.3.1 - 5.3.4 indicate that 'as-grown hole trapping' plays a dominating role during
the initial stage ofNBTS. Under Vg = -3.17 V, this initial period is approximately 10
sec. As expected, Figure 32 shows that the as-grown hole trapping saturates at longer
time. The properties of the as-grown hole traps will be explored.
Although as-grown hole traps have been investigated by many early works [25,26],
relatively thick oxides were used. This is because trapping is highly unstable when
the oxide is less than 3 nm, and one example is shown in Figure 24. If the traditional
method is used, the detrapping will be significant, making it difficult for
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characterizing the as-grown. hole traps. The 'On- The-Fly' method suppresses the
detrapping and gives an opportunity for characterizing as-grown hole traps in thin
dielectric. In Chapter 4, it is shown that the electrical signature of electron traps is
the same for 'thick' and 'thin' dielectric layer. It is interesting to study how hole
traps depend on oxide thickness.
5.3.6.1. Capture cross sections evaluated from the measured hole current
An important signature of traps is their capture cross section. To estimate the capture
cross section, one must know the carrier fluency through the dielectric.
During NBTS, both holes and electrons can flow through the ultra-thin gate
dielectric layer, as illustrated in Figure 33. As a result, carrier separation
measurement is needed to separate the hole and electron contribution to the total gate
current [46,47]. Figure 34(a) illustrates the gate, n-well, and channel current of a
pMOSFET under inversion condition, and Figure 34(b) shows the data. The currents
are plotted as a function of gate voltage, Vg. The channel current is due to the
tunneling of holes from the Si substrate valence band, and the n-well current is due
to the tunneling of electrons from the poly-Si gate valence band, as illustrated in
Figure 33. For IVgl < 1.5 V, the hole tunneling current is larger than electron current.
While the electron current is larger than hole current at higher gate biases. This
observation is in agreement with that reported in earlier work [11]. Figure 34(c)
shows the relative contribution of hole current to the gate current. When NBTS was
carried out under a gate bias of Vg = -3.17 V, roughly 10% of the gate current is
caused by holes.
The as-grown hole trapping is plotted against hole fluency, Qh, in Figure 35. Early
works at this university [26,48] show that there exist two well separated capture
cross sections for as-grown hole traps: one in the order of 10-13 - 10-14 cm2 and the
other in the order of 10-15 cm2• When the data in Figure 35 are fitted with two capture
cross sections, the extracted values are 6.9xlo-17 cm2 and 1.8xlO-18 cnr'. They are
three orders of magnitude less than that reported early. This discrepancy will be
addressed in the next section.
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5.3.6.2. An explanation for the difference in capture cross section
The difference in the capture cross section could be caused by the different hole
injection processes. In the early works for thick oxides [26,48], hot holes were
injected into the oxide by using techniques such as substrate hole injection. Figure 36
shows that holes were injected directly into the valence band of Si02 to fill hole traps.
For the present NBTS on thin dielectric, Figure 37 shows that holes were injected by
direct tunneling. Whether these holes can fill traps depends on the trap energy level.
The energy level of defects in silicon dioxides has been reported [49-52]. Based on
the theoretical calculation, the neutral oxygen vacancy is about 3 eV [49] or 2.4 eV
[50] above the Si02 valence band edge. It is widely accepted that oxygen vacancies
are hole traps. As illustrated in Figure 37, the energy of holes tunneling from the top
edge of silicon valence band is too low to fill these traps. If the hole fluency in
Figure 35 is dominated by these low energy holes, the filling efficiency will be low,
leading to the reduction in capture cross sections.
As illustrated in Figure 38, holes can be injected from higher subbands. These holes
could have enough energy for filling traps. An increase of energy will reduce hole
density, and the 'effective' hole fluency for filling traps could be much lower than
the total fluency in Figure 35. A reduction of hole fluency will lead to an increase of
capture cross sections. As a result, the capture cross section in thin and thick
dielectric could actually be the same.
5.3.7. Hole current calculation
In order to estimate the number of holes that can fill traps, it is necessary to separate
the more energetic holes from the total hole injection. This requires calculating the
direct tunneling hole current through ultrathin gate oxides from different subbands in
the inversion layer. The hole fluency will then be calculated by only including holes
of sufficient energy to fill traps. It is interesting to find out if the capture cross
section extracted by using this new hole fluency agrees with the values reported
earlier.
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5.3.7.1. Inversion layer charge carrier calculation
With the increase of substrate doping, electric fields in silicon became large enough
to cause significant quantization of the carrier energy at the Si/Si02 interface. The
energy band diagram for a pMOSFET in the inversion region is illustrated in Figure
38. Ev is the Si valence band edge. Ep is the Fermi level in Si substrate. «I>Bis the
valence band offsets between the Si and SilSi02. «I>sis the total surface potential
energy. The zero energy reference point is the Si valence band edge at the SilSi02
interface.
To simplify the estimation of the quantum mechanical effects in the inversion layer
of a n-type Si substrate, a triangular-well approximation [53] is used, which assumes
a linear variation of the potential in the semiconductor surface layer. The energy
level of the jth energy subband in the ith valley, Eij, is given by [54,55]
(20)
where mzi is the quantization effective mass of the ith valley, Feff is the effective
electric field in the Si substrate. Feffcan be estimated by,
(21)
where Ndepl and Ninv are depletion and inversion charge densities, respectively. The
value of Tt for hole inversion is 0.5 [56]. If we use the density of states for a 2-D
electron gas (2-DEG) and Fermi-Dirac statistics, the inversion layer carrier density
from each subband can be expressed as,
( k.T) [ (EF -E"]JNij = tr.1i2 ·mdi·In I+exp k-T IJ , (22)
where mw is the density of states effective mass of the ithvalley.
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Although these effective masses are weakly electric field dependent, they can be
treated as constants in the first order approximation. It has been reported that : m, =
0.28xmo and ma = 0.45xmo for the heavy-hole band, and m, = 0.20xmo and rna ~
0.16xIIlo for the light-hole band [57,58], where IIlo is the free electron mass. These
values will be used here.
The total inversion layer carrier density is
(23)
The average inversion layer charge centroid thickness, Zav, is defined as
(24)
where Zij is the average charge centroid for the r energy subband in the ith valley,
which is expressed as
z-s,
z ..=-~
IJ 3.F
elf
(25)
The depletion layer doping density, Ndeph can be evaluated from,
(26)
where the substrate band bending in the depletion layer, <i>d, is,
do = do _ k . T _ q. Nirrv • Z av
v.d 'rs •
q Es;
(27)
The equations (20) to (27) can be numerically solved. The flow chart of the program
used is illustrated in Figure 39. The surface potential and substrate doping density
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are two input parameters. The iteration sequence begins with an assumed total
inversion layer carrier density and the depletion layer doping charge density. This
permits a calculation of the inversion layer carrier density for each valley and
subband as a function of the effective electric field, as well as the depletion layer
doping charge density. A new total carrier density can then be obtained by using
equation (23). The newly calculated values are compared with the assumed ones. If
their differences are not acceptable, the assumed values are updated and the
calculation starts again. The iteration continues, until the differences between the
assumed and calculated values become acceptable.
The calculated Eij and Nij is plotted in Figure 40(a) & (b), respectively. Three
subbands were evaluated here for two valleys. For a given subband, the energy level
of the heavy hole valley (i = 1) is less than that of the light hole valley (i = 2). Figure
40(b) shows when Feff= 1.65 MV/cm (Vg = -3.17 V), that the carrier density in the
2nd subband is approximately four orders of magnitude less than that in the 1st
subband. And the Nij in the 3rd subband is again roughly four orders of magnitude
less than that in the 2nd subband. The relationship between the effective electrical
field and surface potential is given in Figure 40( c).
5.3.7.2. Direct tunneling current calculation
The total direct tunneling current consists of the hole current from each subband [59],
J =L J Ij = q .L N Ij ·11j . TIj
Ii Ij
(28)
where fij is the hole impact frequency on the interface and Tij is the tunneling
probability for carriers of the jth subband in the ith valley. The carrier density, Nij, is
calculated in the section 5.3.7.1.
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The impact frequency, fij, for a particle of energy, "Eij, can be evaluated by [60],
(29)
To calculate the tunneling probability, the WKB approximation is used,
(30)
where TWKB_ijis the WKB approximation of the transmission probability and TR_ij
the correction factor accounting for the reflections from the oxide interfaces.
The details for evaluating TR_ijcan be found in [59]. Under the present test condition,
the typical value ofTR_ij is close to one. TWKB_ijcan be evaluated by [57],
(31)
where IIlox is the effective mass of holes in the oxide, x is the distance into the oxide
from the interface and ~(x) the energy barrier height, as illustrated inFigure 41.
The relation between the gate bias and the surface potential is,
(32)
where VFB is the flatband voltage. Vox is the oxide voltage drop. Vpoly is the voltage
drop in polysilicon gate due to polysilicon depletion. The Vox is determined by,
(33)
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The Vpoly is determined by
(34)
The relation between Vgand FetTisshown in Figure 42.
To verify the program, the calculation result is compared with those reported by Hou
et al [54] in Figure 43. Hou et al [54] used a substrate doping concentration NA =
5xl017 cm", a valence band offset between Si and Si02 ~B = 4.5 eV, and an effective
mass of hole in Si02 Illox = 0.40xmo (solid line). When the same parameter values
were used, the present program produces very similar results (symbol 'x'). The
symbol '0' is the measured hole current by Hou et al [54]. The agreement at lower
IVgl is good, but the calculated value is higher as IVgl increases. The reason is not
clear at present.
After verifying the program, the calculation is compared with the hole current
measured in this project. Figure 44 shows the direct tunneling hole current obtained
from carrier separation measurement (symbol' 0'). To best fit the experimental
result under the typical stress voltage (Le. Vg= -3.17 V), the effective mass of holes
in Si02 was found to be Illox = 0.35xmo. This value is within previous results
reported for valence band hole tunneling (0.35 ....0.50xmo) [54,57,61]. The calculated
hole current is lower than the measured value at lower IVgl.The current value below
10-12A is not reliable in the present experimental setup, which may partially explain
the higher measured value. A full understanding of the difference between test and
calculation has not been achieved at present.
The hole current calculated for each subband is presented in Figure 45(a). As
expected, the higher the energy level, the lower the hole current becomes, because of
the reduction in carrier density. The largest current is from the l" subband of the
heavy hole valley. Figure 45(b) shows the ratio against this largest current
component. Under the typical testing condition, it is clear that the current from the
2nd subband in the heavy hole valley is three orders of magnitude less. Figure 45(c)
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shows the ratio against the current from the 2nd subband in the heavy hole valley.
Again, under the typical testing condition, the current from the 2nd subband in the
light hole valley is 34 times lower. The current from the 3rdsubbands are three to
five orders of magnitude less.
5.3.8. Estimation of capture cross sections
5.3.8.1. Room temperature
The calculated hole current is now used to estimate the capture cross sections of hole
traps. When the tunneling of holes from three subbands in two valleys are used to
calculate the hole fluency, Figure 46(a) shows that the resultant capture cross
sections are O'} = 3.8xl0-17 cm2 and 0'2 = 9.8xl0-19 cm2• These values are three orders
of magnitude less than those reported in literature [48]. Figure 45 shows that the total
hole current is dominated by tunneling from the 1st subband. Figure 41 shows that
the energy of holes from the 1st subband is too low to fill the as-grown hole traps,
explaining the small capture cross section.
Figure 41 shows that holes from the 2nd subbands have an energy high enough to fill
the as-grown hole traps. When the hole fluency is evaluated from the tunneling of
holes from the 2nd subband of the heavy hole valley alone, Figure 46(b) shows that
the extracted capture cross sections agree well with the reported values. In fact, if
one uses the capture cross sections extracted from earlier work on relatively thick
Si02 (0'1 = 7.3xl0-14 cm2 and 0'2 = 3.6xl0-IS cm2, [48]), the present data can be fitted
reasonably well.
The contribution of holes tunneling from subbands of higher energy should be
estimated. Figure 46{c) shows the results, when holes tunneling from the 2nd subband
of both valleys are taken into account. Since the hole current from the 2nd subband of
the light hole valley is 34 times less than that from the heavy hole valley, the
inclusion of the 2nd subband of the light hole valley has a weak impact on Qb and
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consequently, a weak effect on 0'1 & 0'2. Similarly, Figure 46(d) shows that the
contribution from the 3rd subband to Qh is negligible. These results indicate that the
main source of holes for filling the as-grown hole traps is the 2nd subband of the
heavy hole valley. This suggests that higher subbands than the 2nd can be neglected.
5.3.8.2. Effects of temperature
Since temperature is a key parameter for NBTI tests, its effects on the as-grown hole
trapping should be evaluated. Figure 47(a) - (c) show the impact of temperature on
Eij, Nij and hole currents. Figure 48 shows the impact of temperature on the capture
cross sections. An increase of temperature from room temperature to 200°C reduces
the capture cross section by a factor of fifty. Attempts will be made to justify this
reduction.
Early work [62] also showed that the capture cross section reduces for higher
temperature. An increase of temperature from 77K to 295K, however, only reduces
the capture cross section by a factor of 2.4. The range of temperature used for this
work is between room temperature and 200°C. To test the effects of temperature in
this range on the capture cross section, the substrate hole injection was carried out on
a relatively thick oxide (5.5 nm). Figure 49 shows that the capture cross section only
reduces by a factor of four in this temperature range. This is much smaller than that
in Figure 48.
The large reduction of the capture cross section in Figure 48 is not fully understood
at present. To speculate on its origin, one may assume that the calculated energy
level of subband may not be accurate. Figure 50 shows that, if the energy of the 2nd
subband of the heavy hole valley is reduced from 0.64 eV to 0.57 eV, the calculated
temperature effect will be in good agreement with the experimental observation.
Given the various assumptions and simplification made in the calculation, one may
argue that it is possible to have an uncertainty in the energy level less than 0.1 eV. At
present, conclusions cannot be drawn and further work is needed.
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5.3.9. Conclusions
The effects of measurement temperature on NBTI are also investigated for the newly
proposed 'On-The-Fly' technique. For a given number of defects, it is found that AVt
increases for lower measurement temperature. The impact of measurement
temperature on AVt is stronger for longer stress time. This time-dependence results
from that different defect dominate AVt at different stress time. Although AVt
measured at stress temperature can appear insensitive to temperature, it does not
imply that defect creation is not sensitive to temperature. The AVt measured at stress
temperature should not be used to assess the thermal acceleration of defect
generation. The temperature-dependent instability of threshold voltage should be
taken into account when estimating the NBTI-limited device lifetime.
Like the traditional measurement, it is found that three different types of defect
contribute to AVt measured 'On-The-Fly': one is the as-grown hole traps, the other
two are created under NBTS. The as-gown hole traps can dominate the initial stage
ofNBTS, then saturate at longer time. The theoretical calculation indicates that holes
tunneling from the 2nd subband of the heavy hole valley dominate the filling of as-
grown hole traps for thin SiON during typical NBTS. The capture cross sections are
similar to those reported for relatively thick Si02: one in the order of 10-13 - 10-14
cm2 and the other in the order of 10-15 cm2•
Finally, the carrier mobility variation during NBTS was estimated. It is found that
the effective mobility of holes at Vg = -3.17 V actually increases with NBTS time.
This results from a reduction of IVg - Vtl during NBTI and the effective mobility
increases for lower IVg - Vtl.
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Figure 1. Build-up of the effective density of positive charges, ~ot, and
interface states, mit, during NBTS with a gate bias of -3.17 V and at 100°C.
The solid line is obtained by fitting with ~ob and a power factor of 0.26 is
found. It is apparent that mot is in good agreement with mit.
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Figure 2. Testing procedure and types of positive charges formed during (a)
NBTS and (b) substrate hole injection [27]. In (a), NBTS was carried out at Vg
= -3.17 V and 100°C. It was followed by an electron injection at Eox = +6.5
MY/cm and 100°C (symbol '0'). A negative (Vg < 0) and positive (Vg > 0)
gate bias (JEoxJ = 5 MY/cm) was then applied alternately, with all other
terminals grounded. In (b), SRI was carried out with Eox = -5 MV/cm, an-well
bias of 6 V and a p-substrate bias of7 V. The electron injection was at Eox = +8
MY/cm. Different types of positive charges can be clearly identified. Apart
from as-grown hole trapping, there are 'cyclic positive charges (CPC)' and
'anti-neutralization positive charges (ANPC),. CPC can be cycled by changing
gate bias polarity and it has similar charging (Vg < 0) and discharging (Vg > 0)
rate. The discharging of ANPC is more difficult than its charging.
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Figure 3. Two devices were subjected to NBTS at 2000e for 760 sec (symbol
'e') and 10 sec (symbol '0'), respectively. After stresses, both devices were
cooled down to room temperature. Some charges could be lost during this
cooling period of 4 min. Therefore, a short NBTS was resumed at room
temperature in an attempt to regain some of the lost charges. Afterwards, a
negative and positive gate bias (lEoxl = 5 MV/cm) was alternately applied with
all other terminals grounded. The arrows labeled A point out that Cl'C
generation is similar on both devices. This suggests that Cl'C is pre-determined
during the device fabrication process. Once all the defects are consummated,
Cf'C would no longer respond to stress time. Moreover, the arrows labeled B
point out that ANPe generation is clearly stress time dependent, longer stress
time leads to greater generation of ANPe.
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Figure 4. Dependence of different types of positive charges on stress levels. In
(a), NBTS was carried out at Vg = -3.17 V and 100°C. In (b), SHI was carried
out at Eox = -5 MY/cm, a n-well bias of 6 V and a p-substrate bias of 7 V [27].
Cl'C saturates at high stress levels inboth cases, while ANPe does not.
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Figure 5. ANPC generation is plotted in log-log scale. After fitting the data, a
power factor of 0.25 was extracted. When compared to the power factor
extracted in Figure 1, it is apparent that the build-up of positive charges during
NBTS is dominated by ANPC generation.
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Figure 6. After NBTS, ANPC and CPC were measured at room temperature.
Afterwards, the device was exposed to elevated temperature from 100°C to
200°C with all terminals floating. After the exposure, the device was cooled
down, so the annealing behavior of ANPC and CPC can be monitored at room
temperature. (a) Comparison of the annealing behavior of ANPC and CPC.
CPC remain stable throughout the annealing, while ANPC reduced
considerable after temperature increased. (b) Compared with SHI induced
ANPC annealing behavior. Inboth case, ANPC was normalized against initial
value before annealing. The similar dependence of ANPC on annealing
temperature further supports our.early suggestion that positive charges formed
under different stresses have common origins.
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Figure 7. Generation of positive charges during NBTS at different temperatures.
The measurement temperature was the same as the stres temperature. The gate
bias is -3.17 V in all cases. The effective density of total positive charges, ~NOh
ANPC, and Cl'C are shown in (a), (b) and (c), respectively. Cl'C is insensitive
to the stress temperature, while both mot and ANPe increases substantially
when temperature raised from 1000e to 150oe.
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Figure 8. Schematic energy band diagrams for anti-neutralization positive
charges (ANPC) during (a) discharging (b) charging. When positively charged,
the energy level of ANPC is above the bottom edge of Si conduction band (Ec).
After neutralization, however, it is lowered.
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Figure 9. Schematic energy band diagrams for cyclic positive charges (Cl'C)
during (a) discharging (b) charging. The energy level of Cl'C is close to the
bottom edge of Si conduction band (Ec) and does not appear to change for
different Cl'C charge status.
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Figure 10. Effective density of positive charges measured at different
temperatures. The device was stressed by NBTS at Vg = -3.17 V and 100°C for
2000 sec. CPC is clearly insensitive to measurement temperature, but ANPC
reduces for higher temperature.
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Figure 11. A device was heavily stressed under NBTS at 200°C for 500 sec, in
order to create a large amount of ANPC. (a) ANPC and CPC were firstly
measured at room temperature (symbol '0 '), then the measurement
temperature was raised to 150°C (symbol '0'). As expected, CPC is insensitive
to measurement temperature, but ANPC reduces substantially as measurement
temperature increases. (b) When measurement temperature was lowered to
100°C, larger ANPC was actually measured compared to 150°C. More and
more ANPC could be measured as measurement temperature drops further.
This confirms that ANPC is highly dependent on the measurement temperature.
Lower measurement temperature will reveal larger amount of ANPC.
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Figure 12. Effects of measurement temperature on the density of positive
charges and interface states. The device was stressed at -3.17 V and 200°C for
200 sec (not shown). Itwas then measured at 200°C to give the first data point,
'0' and 'x', in the figure from the left. This is followed by measurement at
different temperatures, in the sequence of 25°e, 65°e, ieo-c, 150°C, and
200°C. Finally, the device was cooled down and measured at 25°C again. The
two measurements for positive charges are considerably different at 200oe, but
approximately the same at 25°C. The measurement of interface states IS
insensitive to temperature.
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Figure 13. Generation and annealing of positive charges. The transient
behavior is shown against time in (a) linear and (b) logarithmic scale. The
NBTS was carried out at Vg = -3.17 V and 200°C for 450 sec. The device was
then kept at 200°C with Vg = O. It can be seen that positive charges were
annealed rapidly when Vg was set to zero. They were stabilized at longer time.
(c) Generation and annealing of interface states. It appears that little interface
states were annealed when Vg was set to zero.
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Figure 14. Generated defect were normalized against their maximum value.
Sympol '0' represents the generation of positive charges, and symbol '0'
represents the generation of interface states. It can be seen that when Vg was set
to zero, the annealing of interface states (symbol '+') is significantly less than
that of positive charges (symbol 'x'). The annealing is mainly dominated by
positive charges, as they are unstable. But they will both stabilize at longer
time.
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Figure 15. (a) Two devices were subjected to NBTS for 13 hours: one at 25°e
and the other one at 100oe. (b) After NBTS, the device stressed at elevated
temperature was allowed to cool down to room temperature. Then, both
devices went through a cycle of positive and negative gate biases (IEoxl= 5
MV/cm) with all other terminals grounded. The arrow 'A' points out
significant increase of ANPe generation after NBTS at IOOoe.(c) Every data
measured at 1000e were corrected to 25°e using a fixed ratio obtained from
Figure 12. It is apparent that after correction, the difference in ANot (arrow 'B')
is similar to the increase of ANPC (arrow 'A'). This further supports that
ANPC is the only thermally enhanced component.
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Figure 16. Similar to previous experiment, where two devices were subjected
to NBTS: one at 25°C and the other one at 100°C. (a) The one stressed at
elevated temperature was interrupted as soon as ANot reached the level of
NBTS at 25°C. (b) After NBTS, the device stressed at elevated temperature
was allowed to cool down to room temperature. Then, both devices went
through a cycle of positive and negative gate biases (IEoxl= 5 MV/cm) with all
other terminals grounded. Despite having shorter NBTS time at 100°C, the
arrow 'A' clearly indicates an obvious increase of ANPC post 100°CNBTS. (c)
Every data measured at 100°C were corrected to 25°C using a fixed ratio.
Again, the increase of ANPC (arrow 'A') is approximately the same as the
difference in ANotafter correction (arrow 'B'). This strongly supports previous
claim that only ANPC generation is thermally enhanced.
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Figure 17. A comparison of AVt measured by the 'On-The-Fly' method with
that by the traditional transfer characteristics (Tf') method. With the 'On-The-
Fly' method, AVt is one order of magnitude higher, resulting from the
elimination ofNBTI recovery.
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Figure 18. A comparison of l1Vt measured by the 'On-The-Fly' method, when
devices were stressed at different temperatures. The l1Vt was measured at stress
temperatures and appears insensitive to temperature.
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Figure 19. Time dependence of degradation. After eliminating the recovery
between the stress and measurement, AVt no longer follows the often quoted
power factor of 0.25. Now the power factor varies from 0.48 to 0.17 between
the measurement range of 2 ms to 1000 sec.
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Figure 20. Three sets of data have been used here, from room temperature to
200°C. (a) Lt degradation is temperature dependent. At room temperature, L:t
degradation is only - 3% at the end of stress, whereas at 200°C, it is almost
doubled. (b) ~ v,/(yg - v,) only changes modestly with temperature. (c) The
effective mobility at the stress voltage is actually increased.
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Figure 21. (a) Id - Vg scan was performed on a fresh device, from Vg = -0.4 V
to -3.17 V (symbol 'x'). The device was then subjected to Vg = -3.17 V at
100°C for 1000 sec. Afterwards, another Id - Vg scan was carried out (symbol
'0'). The post stress Id - Vg curve shifts negatively, indicating the generation
of positive charges. (b) From the Id - Vg curves, the gmbefore (symbol 'x') and
after stress (symbol '0') are obtained. The maximum trans-conductance, gmmax,
is indeed reduced after NBTS, as pointed out by the dashed arrow. After the
stress, the Id - Vg is shifted toward higher IVgl.The gmat a given IVgl= 3.17 V
actually increased.
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Figure 22. Effects of temperature on aVt• The device was stressed and
measured ftrst at 200°C, then at room temperature, followed by 200°C again. It
is clear that 11Vt depends on measurement temperature and is higher at room
temperature than at 200°C. The solid and dashed lines are guides for the eye.
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Figure 23. A comparison of AVt measured at different temperatures. The test
procedure used is shown in Figure 22. The curves 'A' and 'B' correspond to
the points 'A' and 'B' in Figure 22 after different NBTS time. The symbol '0'
represents the AVt for a device stressed and measured at room temperature. The
difference between 'A' and 'B' is caused by the effect of different
measurement temperatures. The difference between 'A' and symbol '0' is the
'real' effect of stress temperature on defect generation. Although this
difference is modest at short NBTS time, but becomes substantial for a long
NBTS time.
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Figure 24. A device was first subjected to NBTS at 100°C (symbol '0').
Followed by a cycle of positive and negative gate biases (IEoxl = 5 MV/cm)
with all other terminals grounded. The stress and Vg cycle were at 100°C.AVt
was measured at Vg= -3.17 V during all sequences. It is clear that part of AVt
could be repeatedly charged under Vg< 0 and discharged under Vg> O.This
characteristic is similar to the 'cyclic positive charges' (CPC). In addition,
some of AVt are 'unrecoverable' under Vg > O. The 'unrecoverable' defects
behave similarly to the 'anti-neutralization positive charges' (ANPC).
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Figure 25. Dynamic behaviour of NBT!. Two devices were stressed by the
same Vg (-3.17 V) for the same time (760 sec) at 200°C and room temperature,
respectively . Vg was then removed for both devices for 4 min, during which the
device stressed at 200°C was cooled down to room temperature. To regain the
lost charges, both devices were stressed by Vg = -3.17 V for a short period at
room temperature (symbol '0'). This is followed by applying Vg > 0 and Vg <
0, alternately. It is obvious that the CPC in these two devices are similar, but
ANPC is significantly higher for the device stressed at 200°C. Moreover, the
difference in ANPC is approximately the same as the difference in the total !l.Vt
(A ~ B). This means that only ANPC creation is thermally accelerated.
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Figure 26. Thermal stability of generated positive charges. A device was
stressed at room temperature, Vg = -3.17 V for overnight (75000 sec), followed
by a sequence of Vg > 0 and Vg < o. The device was then exposed to elevated
,
temperature for 800 sec with all terminals floating. After the exposure, the
device was cooled down to room temperature, so another sequence of V, cycles
could be performed. (a) Compares the Vg cycles post different annealing
temperatures. The amplitude of Av, goes down gradually as annealing
temperature increases. (b) CPC remains stable after exposing to a temperature
up to 200°C, while ANPC reduces considerably as temperature increases.
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Figure 27. (a) A comparison of the recovery behavior of AVt after a short (10
sec) and long (570 sec) NBTS under Vg = -3.17 V. The time was set to zero at
the end of NBTS. The stress and recovery were at 200°C. The Vg = 9 was
applied for the recovey period. AVt was measured at Vg = -3.17 V for both the
stress and recovery periods. After 10 sec NBTS, majority of charges (> 80%)
were recovered. After 570 sec NBTS, AVt was more than doubled, but the
'recoverable' part did not increase. As NBTS time increases, the generation of
'unrecoverable' defects leads to the increased difference between the curve 'A'
and 'B' in Figure 23. (b) Time dependence of the recoverable part. Each curve
was normalized against its total recoverable part. It is apparent that the
recovery speed is similar on both devices, and is not dependent on the stress
level.
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Figure 28. (a) & (b) Two devices were stressed at 200°C (Vg =-3.17 V) for 760
sec and 10 sec, respectively. Vg was then removed for both devices for 4 min,
during which the devices were allowed to cool down to room temperature. To
regain the lost charges, both devices were stressed by Vg = -3.17 V for a short
period at room temperature (symbol '0'). This is followed by applying Vg > 0
and Vg < 0, alternately. (c) The Vg cycles post different NBTS time are
compared. As expected, ANPC is NBTS time dependent. The longer the NBTS
time, the larger ANPC is generated.
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Figure 29. Effects of measurement temperature on AVt after stressed at -11
MV/cm and -8 MY/cm. The devices were stressed at 200°C for 570 sec, and
then switched to room temperature. Unlike the -11 MV/cm case, the impact of
measurement temperature is negligible when stressed at -8 MY/cm.
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Figure 30. Three devices were subjected to NBTS at 200°C for 570 sec. The
oxide fields were set at -11 MY/cm, -9.5 MV/cm, and -8 MV/cm. The devices
were then cooled down to room temperature, before a sequence' of Vg > .0 and
Vg < 0 was applied to determine ANPC and CPC generation. (a) Compares the
Vg cycles post different stress oxide fields. (b) The generated positive charges
are plotted against oxide field. It is clear that ANPC reduces significantly at -8
MY/cm, but CPC is hardly changed.
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Figure 31. A device was stressed under Eox = -8 MVfcm at 200°C for overnight
(75000 sec), in an attempt to create sufficient ANPC to make the effects of
measurement temperature clearly observable. (a) After stress at 200°C, the
devices were cooled down to room temperature, before a sequence of Vg > 0
and Vg < 0 was applied to determine ANPC and CPC generation. ANPC is
significantly increased after 75000 sec stress, while CPC remains similar. (b)
The effects of measurement temperature on t",Vtnow become obvious (symbol
'0'), similar to Figure 22. This confirms ANPC generation is responsible for
the effects of measurement temperature, and the same types of defects are
created at different gate biases.
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Figure 32. As-grown hole trapping plotted against NBTS time. The test
procedure is similar to Figure 24, where a device was subjected to NBTS at
100°C, followed by a sequence of Vg > 0 and Vg < O. The as-grown hole
trapping can be obtained after each cycle. Under Vg = -3.17 V, the as-grown
hole trapping increases with NBTS time, but starts to saturate around 10 sec of
stress. The saturation level is 0.29 V. The solid line is obtained by fitting the
data with first order model using two capture cross sections.
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Figure 33. Schematic energy diagram of a pMOSFET under inversion
condition, illustrating the tunneling of holes from the n-Si substrate valence
band and the tunneling of electrons from the p+ poly-Si gate valence band.
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Figure 34. (a) Experimental set up of carrier separation measurement. A
pMOSFET is under inversion condition. (b) The gate, n-well, and channel
current flowing through the device are plotted as a function of gate voltage, Vg.
The channel current is due to the tunneling of holes from the Si substrate
valence band, and the n-well current is due to the tunneling of electrons from
the poly-Si gate valence band. The hole tunneling current is larger than electron
current when IVgl < 1.5 V. While the electron tunneling current is larger than
hole current at higher gate biases. (c) When NBTS was carried out at Vg = -
3.17 V, roughly 10% of the gate current is caused by holes.
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Figure 35. As-grown hole trapping is plotted against hole fluency, Qh. The hole
fluency is obtained through carrier separation measurement. The solid line is
obtained by fitting the data with two capture cross sections. The extracted
values are 6.9xlO-17 cm2 and 1.8xlO-18 cm', which are three order of
magnitudes less than that reported for as-grown hole traps.
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Figure 36. The energy band diagram showing during SHI, a small fraction of
holes can gain enough energy, and then be injected into the gate oxide. The
injected holes have higher energy than the neutral oxygen vacancy (dashed
line). As a result, the as-grown hole traps can be easily filled during SHI.
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Figure 37. The energy band diagram showing during NBTS, hole transport was
accomplished by direct tunneling (DT). The injected holes have lower energy
than the neutral oxygen vacancy (dashed line). As a result, the majority of
holes will flow through the gate oxide, and only a small fraction of holes with
higher energy will be able to partially fill the as-grown hole traps.
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Figure 38. A schematic band diagram of a p" polysilicon/SjOyn-Si MOS
structure showing the hole quantization effect in the substrate and direct
tunneling (DT) of holes from the substrate inversion layer to the polysilicon
gate.
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Set surface potential ~s,
substrate doping NA
Compute Feff,Eij(Feff),
ziiFeff), Nij(~s, FetT)
Compute NinvC, Zav,
$inv,$depJ,NdeplC
Output Nij, Eij, FetT,as a
function of $s
Output Nij, Eij, as a
function of Vg
Iterate until NinvA= NinvC
and Ndep1A=NdeplC
Figure 39. The flow chart of the program. The surface potential and substrate
doping density are two input parameters. The iteration sequence begins with an
assumed total inversion layer carrier density and the depletion layer doping
charge density. This permits a calculation of the inversion layer carrier density
for each valley and subband as a function of the effective electric field, as well
as the depletion layer doping charge density. The newly calculated values of
total carrier density are compared with the assumed ones. The iteration will
resume until the differences between the assumed and calculated values
become acceptable.
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Figure 40. Three subbands were evaluated for two valleys. (a) For a given
subband, the energy level of the heavy hole valley (i = 1) is less than that of the
light hole valley (i = 2). (b) When Feff = 1.65 MV/cm (Vg = -3.17 V), the
carrier density in the 2nd subband is approximately 4 orders less than that in the
l" subband. And the Nij in the 3rd subband is roughly 4 orders less than that in
the 2nd subband. (C) The relationship between the effective electrical field and
surface potential.
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Figure 41. The energy band diagram under typical NBTS (Vg = -3.17 V). x is
the distance into the oxide from the interface, <I>(x)the energy barrier height.
Only holes tunneled from the 2nd subband (Eij = 0.57 eV) can partially fill the
as-grown hole traps (dashed line).
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Figure 42. The relationship between the gate voltage, Vg, and the effective
electric field in the Si substrate, Feff- Under the typical testing condition (Vg = -
3.17 V), Feffis about 1.65MY/cm.
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Figure 43. Symbol '0' is the measured hole current by Hou et al [54]. The solid
line represents the calculated hole current by Hou et al [54]. When the same
parameter values were used, the present program produces very similar results
(symbol 'x').
Chapter 5 -Negative Bias Temperature Instability -249-
10.13
pMOSFETs, Tox=2.7nm
from carrier separation
measurement ~
theoretical calculation
10.14 L...- __ .J.-__ -'- __ --'- __ --'- __ __'
1 1.5 3.53
Figure 44. The calculated hole current (symbol 'x') is compared with the hole
current measured from carrier separation measurement (symbol '0'). To best
fit the experimental result under the typical stress voltage (i.e. Vg = -3.17 V),
the effective mass of holes in Si02 was found to be 1Ilox = O.35xmo.
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Figure 45. (a) The calculated hole current from each subband. The higher the
energy level, the lower the hole current becomes, because of the reduction in
carrier density. (b) The ratio against the current from the I" subband of the
heavy hole valley (Ill). (c) The ratio against the current from the 2nd subband of
the heavy hole valley (112). The vertical dot lines represent the typical testing
condition (Vg = -3.17 V).
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Figure 46. The calculated hole current is used to estimate the capture cross
sections of hole traps. (a) Holes tunneling from three subbands of both valleys.
The capture cross sections found are: 0'1 = 3.8xlO-17 cm2 and 0'2 = 9.8xlO-19
cm2• These values are three orders of magnitude less than those reported in
literature [48]. (b) Holes tunneling from, the 2nd subband of the heavy hole
valley alone. The extracted capture cross sections agree well with the reported
values (solid line). The present data can also be reasonably fitted with the
capture cross sections extracted from earlier work on relatively thick Si02 (0'1
= 7.3xlO-14 cm2 and 0'2 = 3.6xIO-IS cm2, [48]) (dot line). (c) Holes tunneling
from the 2nd subband of both valleys are taken into account. The 2nd subband of
the light hole valley has a weak effect on 0'1 & 0'2. (d) Holes tunneling from the
2nd& 3rd subband of both valleys are taken into account. The contribution from
the 3rdsubband to Qh is negligible. These results indicate that the main source
of holes for filling the as-grown hole traps is the 2nd subband of the heavy hole
valley.
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Figure 47. Calculation of (a) energy levels, (b) carrier concentration, and (c)
hole current under different temperatures. The same parameter values were
used for all temperature (Vg= -3.17 V, NA = 5xl017 cm", CPB= 4.5 eV, and 1llox
= O.35xmo).Although elevated temperature will not increase the energy level
of carriers, but it will increase the concentration of carrier at higher energy
level. The transmission probability is independent of the temperature, resulting
larger hole current for the 2nd subband at elevated temperature.
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Figure 48. The effects of temperature on the capture cross sections. An increase
of temperature from room temperature to 200°C reduces the capture cross
sections by a factor of fifty.
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Figure 49. The effects of temperature on the capture cross sections for a
relatively thick oxide (5.5 nm). The device was first heavily stressed (Qh = 1018
holes/cm'), followed by a short electron injection to empty the trapped holes.
Hole injection was switched on again to fill the as-grown hole traps at room
temperature (Eox = -5 MY/cm, v; = 5 V, Vs = 5.8 V). Another short electron
injection was applied before the as-grown hole trap filling at 200°C. The
difference in capture cross sections is about a factor of four within this
temperature range.
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Figure 50. The energy level of the 2nd subband of the heavy hole valley is
reduced from 0.64 eV to 0.S7 eV. An increase of temperature from 2SoC to
200°C only reduces the capture cross sections by a factor of four. A good
agreement with the experimental observation on relatively thick is obtained.
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6 Conclusions and Future Work
6.1. Conclusions
The electrical stress induced degradation of gate dielectrics in MOSFETs has been
systematically investigated in this project. The work can be divided into three parts:
the role of hydrogen in hole-induced electron trap generation, the trapping kinetics of
electron traps generated in silicon dioxides, and the negative bias temperature
instability. Conclusions for each part are given below:
6.1.1. Conclusions on the role of hydrogen in hole-induced electron trap
generation
The focus was on whether holes can generate electron traps without going through
hydrogen as intermediate species. Under substrate hole injection, hydrogenous
species can potentially be released from three regions: Si/oxide interfacial region,
oxide bulk and gate/oxide interfacial region. The impact of hydrogenous species
released from these three regions on the generation was examined one-by-one.
Near the Si/oxide interface, it was shown that electron trap generation could be
different for the same bombardment of interface and, consequently, the same
hydrogen release. The threshold n-well voltage for electron trap generation is also
different from that for interface states generation resultant from breaking the
hydrogen bond. These results do not support that hydrogenous species released from
the Si/oxide interface are important for hole-induced electron trap generation.
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Under present experimental conditions, electron trap generation is strongly
correlated with hole injection. These two also have the same threshold n-well voltage,
indicating that hole injection controls the generation. After hole injection, its
acceleration in the oxide is not responsible for creating electron traps. An increase of
hydrogen density in a device has little impact on the hole-induced generation.
Finally, near the gate/oxide interface, any released H+ would not travel through the
oxide under negative bias. Since hydrogen-release and the subsequent transportation
are thermally accelerated processes, the insensitivity of hole-induced electron trap
generation to temperature in the range of 77K to 150°C suggests that these processes
are not important for hole-induced electron trap creation. Present results support that
holes can interact directly with the oxide to generate electron traps without going
through hydrogen as intermediate species.
6.1.2. Conclusions on the trapping kinetics of electron traps generated in silicon
dioxides
To improve the understanding of generated electron traps, trapping kinetics is
investigated in this work. By stressing the oxide with substrate hole injection, the
generation phase is separated from the trap filling phase. The use of uniform stress
and filling removes the uncertainty in lateral distribution. The selection of relatively
thick Si02 layer allows the direct measurement of trapped electron density and the
uncertainty caused by the use of SILC is avoided. An achievement of this work is the
development of a new method, which successfully corrected the effect of anti-
neutralization positive charges (ANPC).
After the correction, electron capture cross section as large as 10-13 - 10-14 cm2 is
observed for generated acceptor-like electron traps. The filling kinetics follows the
first order model and there are two genuine and well separated capture cross sections.
The smaller capture cross section is in the region of lO-IS - 10-16 cm'. For the first
time, it is clearly shown that the density of the smaller trap saturates, while the
density of the larger trap does not.
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It is found that the traps created by FNI are similar to those by SRI in terms of both
capture cross sections and the dependence of trap density on stress levels. This result
supports that the same types of traps were created under different stresses, and the
electrical signatures of traps were the same with or without hydrogen during the
generation.
It is also shown that the electrical signature of generated electron traps does not
depend on oxide thickness. The volume density is also insensitive to oxide thickness.
This is in agreement with early assumption that the generation is a statistically
random process. This work should provide useful information for modeling the SILe
and oxide breakdown in the future. For example, the continuous generation of the
larger traps implies that they will dominate the breakdown, while the saturation of
the smaller traps makes them less important.
6.1.3. Conclusions on the negative bias temperature instability
Positive charges formed by negative bias temperature stress (NBTS) are investigated
using the traditional transfer characteristics (TC) technique. Efforts were made to
identify the types of positive charges and their dependence on stress conditions. We
found that NBTS could generate both anti-neutralization positive charges (ANPe)
and cyclic positive charges (Cl'C). While Cl'C has similar charging and discharging
rates, ANPe is more difficult to neutralize. As stress time or temperature increases,
Cl'C saturates, but ANPe does not. This suggests that they have different origins.
Both NBTS induced Cl'C and ANPe behave similarly to those created by the
substrate hole injection.
Effects of measurement temperature on positive charges were studied in details. It is
found that, for a given number of defects, an increase of temperature leads to lower
positive charges. Although Cl'C is insensitive to the measurement temperature,
higher temperature enhances the neutralization of ANPe. Parts of NBTS induced
positive charges are thermally unstable and can be annealed at stress temperature.
When cooled for measurement at room temperature, some positive charges were lost.
As a result, the density of defects responsible for positive charges is generally
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underestimated when measured at either stress or room temperature. The implication
to NBTI tests is explored. For a given number of defects, the variation of positive
charges with temperature results in a temperature-dependent instability of threshold
voltage.
The effects of measurement temperature on NBTI are also investigated for the newly
proposed 'On-The-Fly' technique. For a given number of defects, it is found that IlVt
increases for lower measurement temperature. The impact of measurement
temperature on IlVt is stronger for longer stress time. This time-dependence results
from that different defect dominate IlVt at different stress time. Although IlVt
measured at stress temperature can appear insensitive to temperature, it does not
imply that defect creation is not sensitive to temperature. The IlVt measured at stress
temperature should not be used to assess the thermal acceleration of defect
generation. The temperature-dependent instability of threshold voltage should be
taken into account when estimating the NBTI-limited device lifetime.
Like the traditional measurement, it is found that three different types of defect
contribute to IlVt measured 'On-The-Fly': one is the as-grown hole traps, the other
two are created under NBTS. The as-gown hole traps can dominate the initial stage
ofNBTS, then saturate at longer time. The theoretical calculation indicates that holes
tunneling from the 2nd subband of the heavy hole valley dominate the filling of as-
grown hole traps for thin SiON during typical NBTS. The capture cross sections are
similar to those reported for relatively thick Si02: one in the order of 10-13 - 10-14
cm2 and the other in the order of 10-15 cm2•
Finally, the carrier mobility variation during NBTS was estimated. It is found that
the effective mobility of holes at Vg = -3.17 V actually increases with NBTS time.
This results from a reduction of IVg - Vtl during NBTI and the effective mobility
increases for lower IVg - Vtl.
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6.2. Future work
Despite the effort made in this project, there are many problems remaining to be
solved. These include, but are not limited to, the followings:
The mechanism of electron traps generation in gate oxides:
The result in this thesis show that the hole injection alone can generate acceptor-like
electron traps, without going through hydrogen as intermediate species. However,
under a typical Fowler-Nordheim injection, both electron and hole are injected. The
number of injected electrons is generally higher than that of hole, and electrons can
release hydrogen and introduce additional generation processes. The relative
importance of hole and hydrogen induced generation will depend on their relative
densities. Under the typical operation conditions, it is not clear if one of these two
can dominate the generation for an industrial grade device. How hydrogen inducing
electron traps is not known, either. These issues should be addressed in future works.
The relationship between fenerated electron traps and oxide degradation:
This work clearly shows that two types of electron traps are created under both
substrate hole injection and Fowler-Nordheim injection. The generated defect
densities change independently as stresses increase. Further works are needed for
using this knowledge in modeling device instability. For example, it is interesting to
study the relation between the generated two types of electron traps and the SILeo
How the small traps contributing to breakdown is not clear. Furthermore, there is a
lack of knowledge in the atomic structure of generated electron traps.
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The ne2ative bias temperature instability:
The present work shows that different types of defect are created during negative
bias temperature stress. However, based on the commonly accepted hydrogen release
model, it is unclear how hydrogen transportation could create two different types of
positive charges, which requires further investigation.
Moreover, the hydrogen release model seems incapable in explaining the
measurement temperature effects observed in this project. As a result, a new defect
based model would be required to fully explain the degradation under negative bias
temperature stress.
According to the hydrogen release model, both positive charges and interface states
are created during negative bias temperature stress. However, some group of
researchers believed that the generation of interface states is the main defect. In this
thesis, when 'On-The-Fly' measurement technique is used to avoid the recovery
effects, the shift in threshold voltage can be up to 5 - 6x I012 cm". The generation of
interface states is relatively small when compared with the generation of positive
charges. However, the interface states cannot be measured 'On-The-Fly' at present
and new measurement technique should be developed.
The recovery phenomenon of negative bias temperature instability also needs further
investigation. Once the stress voltage is removed, both the drain current and the
threshold voltage shift would recover against time. This complicates the
characterization of dynamic negative bias temperature instability, especially when
attempting to extract the device lifetime. Neglecting the recovery effects will lead to
a significant underestimation of negative bias temperature instability.
Finally, the calculation of hole currents through the dielectric is at a preliminary
stage. More accurate models should be used in the future.
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